System and method for memory allocation in a multiclass memory system

Loh, Gabriel; Meswani, Mitesh; Ignatowski, Michael; Nutter, Mark

Title: System and method for memory allocation in a multiclass memory system

Abstract

A system for memory allocation in a multiclass memory system includes a processor coupleable to a plurality of memories sharing a unified memory address space, and a library store to store a library of software functions. The processor identifies a type of a data structure in response to a memory allocation function call to the library for allocating memory to the data structure. Using the library, the processor allocates portions of the data structure among multiple memories of the multiclass memory system based on the type of the data structure.

Inventors:: Loh, Gabriel; Meswani, Mitesh; Ignatowski, Michael; Nutter, Mark

Issue Date:: 2016-06-28

Research Org.:: Lawrence Livermore National Lab. (LLNL), Livermore, CA (United States)

Sponsoring Org.:: USDOE

OSTI Identifier:: 1259458

Patent Number(s):: 9377954

Application Number:: 14/273,751

Assignee:: Advanced Micro Devices, Inc. (Sunnyvale, CA)

Patent Classifications (CPCs):: G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING

Y - NEW / CROSS SECTIONAL TECHNOLOGIES Y02 - TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE Y02D - CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THIR OWN ENERGY USE

Show more

G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
G06F2212/205 - Hybrid memory, e.g. using both volatile and non-volatile memory
G06F3/0608 - {Saving storage space on storage systems}
G06F3/0685 - {Hybrid storage combining heterogeneous device types, e.g. hierarchical storage, hybrid arrays}
G06F3/0631 - {by allocating resources to storage systems}

Y - NEW / CROSS SECTIONAL TECHNOLOGIES Y02 - TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE Y02D - CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THIR OWN ENERGY USE
Y02D10/00 - Energy efficient computing

G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
G06F3/0605 - {by facilitating the interaction with a user or administrator}
G06F12/023 - {Free address space management}

Show less

DOE Contract Number:: AC52-07NA27344

Resource Type:: Patent

Resource Relation:: Patent File Date: 2014 May 09

Country of Publication:: United States

Language:: English

Subject:: 97 MATHEMATICS AND COMPUTING

Citation Formats


                    Loh, Gabriel, Meswani, Mitesh, Ignatowski, Michael, and Nutter, Mark. System and method for memory allocation in a multiclass memory system.  United States: N. p., 2016. 
        Web.

Copy to clipboard


                    Loh, Gabriel, Meswani, Mitesh, Ignatowski, Michael, & Nutter, Mark. System and method for memory allocation in a multiclass memory system.  United States.

Copy to clipboard


                    Loh, Gabriel, Meswani, Mitesh, Ignatowski, Michael, and Nutter, Mark. Tue .  
        "System and method for memory allocation in a multiclass memory system".  United States.  https://www.osti.gov/servlets/purl/1259458.

Copy to clipboard


                    
@article{osti_1259458,

  title        = {System and method for memory allocation in a multiclass memory system},

  author       = {Loh, Gabriel and Meswani, Mitesh and Ignatowski, Michael and Nutter, Mark},

  abstractNote = {A system for memory allocation in a multiclass memory system includes a processor coupleable to a plurality of memories sharing a unified memory address space, and a library store to store a library of software functions. The processor identifies a type of a data structure in response to a memory allocation function call to the library for allocating memory to the data structure. Using the library, the processor allocates portions of the data structure among multiple memories of the multiclass memory system based on the type of the data structure.},

  doi          = {},

  journal      = {},
number       = ,

  volume       = ,

  place        = {United States},

  year         = {2016},

  month        = {6}

}

Copy to clipboard

Patent:

Save / Share:

Export Metadata

Save to My Library

Works referenced in this record:

The five-minute rule ten years later, and other computer storage rules of thumb
journal, December 1997

Gray, Jim; Graefe, Goetz
ACM SIGMOD Record, Vol. 26, Issue 4
https://doi.org/10.1145/271074.271094

Similar Records in DOE Patents and OSTI.GOV collections:

System and method for dynamically allocating memory to hold pending write requests

Patent Farahani, Amin Farmahini; Roberts, David A.; Jayasena, Nuwan

A processing system employs a memory module as a temporary write buffer to store write requests when a write buffer at a memory controller reaches a threshold capacity, and de-allocates the temporary write buffer when the write buffer capacity falls below the threshold. Upon receiving a write request, the memory controller stores the write request in a write buffer until the write request can be written to main memory. The memory controller can temporarily extend the memory controller's write buffer to the memory module, thereby accommodating temporary periods of high memory activity without requiring a large permanent write buffer atmore » the memory controller. « less
Full Text Available
Memory object tagged memory monitoring method and system

Patent Roberts, David A.; Ignatowski, Michael

Described are a method and processing apparatus to tag and track objects related to memory allocation calls. An application or software adds a tag to a memory allocation call to enable object level tracking. An entry is made into an object tracking table, which stores the tag and a variety of statistics related to the object and associated memory devices. The object statistics may be queried by the application to tune power/performance characteristics either by the application making runtime placement decisions, or by off-line code tuning based on a previous run. The application may add a tag to a memorymore » « less
Full Text Available
Configurable memory system and method for providing atomic counting operations in a memory device

Patent Bellofatto, Ralph E [Ridgefield, CT]; Gara, Alan G [Mount Kisco, NY]; Giampapa, Mark E [Irvington, NY]; ...

A memory system and method for providing atomic memory-based counter operations to operating systems and applications that make most efficient use of counter-backing memory and virtual and physical address space, while simplifying operating system memory management, and enabling the counter-backing memory to be used for purposes other than counter-backing storage when desired. The encoding and address decoding enabled by the invention provides all this functionality through a combination of software and hardware.
Full Text Available
Systems and methods for shock-resistant memory devices

Patent Bigelow, Josiah; Toepper, Brandon

A shock-resistant memory device comprises a housing and a memory module. The memory module is disposed within the housing and surrounded by potting material to protect the memory module from damage during a shock event. The housing can include a port that accommodates a data connection between the memory module and a sensor from which data is desirably received by the memory module. During a shock event the connection between the memory module and the sensor may be severed, but data stored in the memory module can be retained in the memory module which is protected by the housing. Tomore » « less
Full Text Available
Methods, apparatus and system for notification of predictable memory failure

Patent Cher, Chen-Yong; Andrade Costa, Carlos H.; Park, Yoonho; ...

A method for providing notification of a predictable memory failure includes the steps of: obtaining information regarding at least one condition associated with a memory; calculating a memory failure probability as a function of the obtained information; calculating a failure probability threshold; and generating a signal when the memory failure probability exceeds the failure probability threshold, the signal being indicative of a predicted future memory failure.
Full Text Available

Similar Records

Title: System and method for memory allocation in a multiclass memory system

Abstract

Citation Formats

The five-minute rule ten years later, and other computer storage rules of thumb journal, December 1997

The five-minute rule ten years later, and other computer storage rules of thumb
journal, December 1997