skip to main content
DOE Patents title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Identifying logical planes formed of compute nodes of a subcommunicator in a parallel computer

Abstract

In a parallel computer, a plurality of logical planes formed of compute nodes of a subcommunicator may be identified by: for each compute node of the subcommunicator and for a number of dimensions beginning with a first dimension: establishing, by a plane building node, in a positive direction of the first dimension, all logical planes that include the plane building node and compute nodes of the subcommunicator in a positive direction of a second dimension, where the second dimension is orthogonal to the first dimension; and establishing, by the plane building node, in a negative direction of the first dimension, all logical planes that include the plane building node and compute nodes of the subcommunicator in the positive direction of the second dimension.

Inventors:
;
Issue Date:
Research Org.:
International Business Machines Corp., Armonk, NY (United States)
Sponsoring Org.:
USDOE
OSTI Identifier:
1240696
Patent Number(s):
9,275,007
Application Number:
13/795,854
Assignee:
International Business Machines Corporation (Armonk, NY)
DOE Contract Number:  
B554331
Resource Type:
Patent
Resource Relation:
Patent File Date: 2013 Mar 12
Country of Publication:
United States
Language:
English
Subject:
97 MATHEMATICS AND COMPUTING

Citation Formats

Davis, Kristan D., and Faraj, Daniel A. Identifying logical planes formed of compute nodes of a subcommunicator in a parallel computer. United States: N. p., 2016. Web.
Davis, Kristan D., & Faraj, Daniel A. Identifying logical planes formed of compute nodes of a subcommunicator in a parallel computer. United States.
Davis, Kristan D., and Faraj, Daniel A. Tue . "Identifying logical planes formed of compute nodes of a subcommunicator in a parallel computer". United States. https://www.osti.gov/servlets/purl/1240696.
@article{osti_1240696,
title = {Identifying logical planes formed of compute nodes of a subcommunicator in a parallel computer},
author = {Davis, Kristan D. and Faraj, Daniel A.},
abstractNote = {In a parallel computer, a plurality of logical planes formed of compute nodes of a subcommunicator may be identified by: for each compute node of the subcommunicator and for a number of dimensions beginning with a first dimension: establishing, by a plane building node, in a positive direction of the first dimension, all logical planes that include the plane building node and compute nodes of the subcommunicator in a positive direction of a second dimension, where the second dimension is orthogonal to the first dimension; and establishing, by the plane building node, in a negative direction of the first dimension, all logical planes that include the plane building node and compute nodes of the subcommunicator in the positive direction of the second dimension.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2016},
month = {3}
}

Patent:

Save / Share:

Works referenced in this record:

Autotuned parallel I/O for highly scalable biosequence analysis
conference, January 2011

  • You, Haihang; Rekapalli, Bhanu; Liu, Qing
  • Proceedings of the 2011 TeraGrid Conference on Extreme Digital Discovery - TG '11
  • DOI: 10.1145/2016741.2016772

Blue Gene system software---Topology mapping for Blue Gene/L supercomputer
conference, January 2006

  • Yu, Hao; Chung, I-Hsin; Moreira, Jose
  • Proceedings of the 2006 ACM/IEEE conference on Supercomputing - SC '06
  • DOI: 10.1145/1188455.1188576

Implementing the MPI Process Topology Mechanism
conference, January 2002


TASC: topology adaptive spatial clustering for sensor networks
conference, January 2005

  • Virrankoski, R.; Savvides, A.
  • IEEE International Conference on Mobile Adhoc and Sensor Systems Conference, 2005.
  • DOI: 10.1109/MAHSS.2005.1542850

On an efficient NoC multicasting scheme in support of multiple applications running on irregular sub-networks
journal, March 2011

  • Wang, Xiaohang; Yang, Mei; Jiang, Yingtao
  • Microprocessors and Microsystems, Vol. 35, Issue 2, p. 119-129
  • DOI: 10.1016/j.micpro.2010.08.003