Determining collective barrier operation skew in a parallel computer
Abstract
Determining collective barrier operation skew in a parallel computer that includes a number of compute nodes organized into an operational group includes: for each of the nodes until each node has been selected as a delayed node: selecting one of the nodes as a delayed node; entering, by each node other than the delayed node, a collective barrier operation; entering, after a delay by the delayed node, the collective barrier operation; receiving an exit signal from a root of the collective barrier operation; and measuring, for the delayed node, a barrier completion time. The barrier operation skew is calculated by: identifying, from the compute nodes' barrier completion times, a maximum barrier completion time and a minimum barrier completion time and calculating the barrier operation skew as the difference of the maximum and the minimum barrier completion time.
- Inventors:
- Issue Date:
- Research Org.:
- International Business Machines Corp., Armonk, NY (United States)
- Sponsoring Org.:
- USDOE
- OSTI Identifier:
- 1226811
- Patent Number(s):
- 9195517
- Application Number:
- 13/685,869
- Assignee:
- International Business Machines Corporation (Armonk, NY)
- Patent Classifications (CPCs):
-
G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
- DOE Contract Number:
- B554331
- Resource Type:
- Patent
- Resource Relation:
- Patent File Date: 2012 Nov 27
- Country of Publication:
- United States
- Language:
- English
- Subject:
- 97 MATHEMATICS AND COMPUTING
Citation Formats
Faraj, Daniel A. Determining collective barrier operation skew in a parallel computer. United States: N. p., 2015.
Web.
Faraj, Daniel A. Determining collective barrier operation skew in a parallel computer. United States.
Faraj, Daniel A. Tue .
"Determining collective barrier operation skew in a parallel computer". United States. https://www.osti.gov/servlets/purl/1226811.
@article{osti_1226811,
title = {Determining collective barrier operation skew in a parallel computer},
author = {Faraj, Daniel A.},
abstractNote = {Determining collective barrier operation skew in a parallel computer that includes a number of compute nodes organized into an operational group includes: for each of the nodes until each node has been selected as a delayed node: selecting one of the nodes as a delayed node; entering, by each node other than the delayed node, a collective barrier operation; entering, after a delay by the delayed node, the collective barrier operation; receiving an exit signal from a root of the collective barrier operation; and measuring, for the delayed node, a barrier completion time. The barrier operation skew is calculated by: identifying, from the compute nodes' barrier completion times, a maximum barrier completion time and a minimum barrier completion time and calculating the barrier operation skew as the difference of the maximum and the minimum barrier completion time.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2015},
month = {11}
}
Works referenced in this record:
Pipelined processor with fork, join, and start instructions using tokens to indicate the next instruction for each of multiple threads of execution
patent, March 1996
- Nikhil, Rishiyur S.
- US Patent Document 5,499,349
Uniform load distributing method for use in executing parallel processing in parallel computer
patent, July 1996
- Matsuoka, Hidetoshi; Hirose, Fumiyasu
- US Patent Document 5,535,387
Method for clock skew cost calculation
patent, April 1998
- Hathaway, David J.
- US Patent Document 5,740,067
Hardware-software co-synthesis of heterogeneous distributed embedded systems for low overhead fault tolerance
patent, September 2000
- Dave, Bharat; Jha, Niraj K.
- US Patent Document 6,117,180
System and method to facilitate deterministic testing of data transfers between independent clock domains on a chip
patent, June 2011
- Chiu, Frank C.; Jones, Ian W.; Pradhan, Anup
- US Patent Document 7,958,285
Performing setup operations for receiving different amounts of data while processors are performing message passing interface tasks
patent, July 2012
- Arimilli, Lakshminarayana B.; Arimilli, Ravi Kumar; Rajamony, Ramakrishnan
- US Patent Document 8,234,652
Synchronization of distributed simulation nodes by keeping timestep schedulers in lockstep
patent-application, May 2003
- Sivier, Steven A.; Frankel, Carl B.; Cavanagh, Carl
- US Patent Application 10/008643; 20030093569
Effective use of a hardware barrier synchronization register for protocol synchronization
patent-application, March 2008
- Chaudhary, Piyush; Govindaraju, Rama K.; Kim, Chulho
- US Patent Application 11/534891: 20080077921
Adjustment of clock approximations
patent-application, October 2008
- Krober, Hans-Martin; Baldwin, James A.; de Heer, David L.
- US Patent Application 11/789156; 20080270800
Determining When a Set of Compute Nodes Participating in a Barrier Operation on a Parallel Computer are Ready to Exit the Barrier Operation
patent-application, February 2009
- Blocksome, Michael A.
- US Patent Application 11/832192; 20090037707
System and Method for Providing a Fully Non-Blocking Switch in a Supernode of a Multi-Tiered Full-Graph Interconnect Architecture
patent-application, March 2009
- Arimilli, Lakshminarayana B.; Arimilli, Ravi K.; Rajamony, Ramakrishnan
- US Patent Application 11/845211; 20090064140
Handling potential deadlocks and correctness problems of reduce operations in parallel systems
patent-application, March 2009
- Ohly, Patrick; Shumilin, Victor
- US Patent Application 11/897480; 20090064176
Synchronizing Clocks in an Asynchronous Distributed System
patent-application, October 2009
- Marucheck, Michael J.; Hasha, Richard L.; Mohsin, Mansoor
- US Patent Application 12/410677; 20090248900
Physical Manager of Synchronization Barrier Between Multiple Processes
patent-application, October 2011
- Solinas, Angelo; Chicheportiche, Jordan; Derradji, Said
- US Patent Application 13/139989; 20110252264
A Clock Synchronization Strategy for Minimizing Clock Variance at Runtime in High-End Computing Environments
conference, October 2010
- Jones, Terry; Koenig, Gregory A.
- 2010 22nd International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD)
Replay-Based Synchronization of Timestamps in Event Traces of Massively Parallel Applications
conference, September 2008
- Becker, Daniel; Linford, John C.; Rabenseifner, Rolf
- 2008 International Conference on Parallel Processing Workshops (ICPP-W), 2008 International Conference on Parallel Processing - Workshops
Internal Timer Synchronization for Parallel Event Tracing
book, January 2008
- Doleschal, Jens; Knüpfer, Andreas; Müller, Matthias S.
- Recent Advances in Parallel Virtual Machine and Message Passing Interface
Probabilistic internal clock synchronization
conference, January 1994
- Cristian, F.; Fetzer, C.
- Proceedings of IEEE 13th Symposium on Reliable Distributed Systems
The accuracy of the clock synchronization achieved by TEMPO in Berkeley UNIX 4.3BSD
journal, July 1989
- Gusella, R.; Zatti, S.
- IEEE Transactions on Software Engineering, Vol. 15, Issue 7