Approximate circuits for increased reliability
Abstract
Embodiments of the invention describe a Boolean circuit having a voter circuit and a plurality of approximate circuits each based, at least in part, on a reference circuit. The approximate circuits are each to generate one or more output signals based on values of received input signals. The voter circuit is to receive the one or more output signals generated by each of the approximate circuits, and is to output one or more signals corresponding to a majority value of the received signals. At least some of the approximate circuits are to generate an output value different than the reference circuit for one or more input signal values; however, for each possible input signal value, the majority values of the one or more output signals generated by the approximate circuits and received by the voter circuit correspond to output signal result values of the reference circuit.
- Inventors:
- Issue Date:
- Research Org.:
- Sandia National Lab. (SNL-NM), Albuquerque, NM (United States)
- Sponsoring Org.:
- USDOE
- OSTI Identifier:
- 1210221
- Patent Number(s):
- 9112490
- Application Number:
- 14/052,896
- Assignee:
- Sandia Corporation (Albuquerque, NM)
- Patent Classifications (CPCs):
-
G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
H - ELECTRICITY H03 - BASIC ELECTRONIC CIRCUITRY H03K - PULSE TECHNIQUE
- DOE Contract Number:
- AC04-94AL85000
- Resource Type:
- Patent
- Resource Relation:
- Patent File Date: 2013 Oct 14
- Country of Publication:
- United States
- Language:
- English
- Subject:
- 42 ENGINEERING
Citation Formats
Hamlet, Jason R., and Mayo, Jackson R. Approximate circuits for increased reliability. United States: N. p., 2015.
Web.
Hamlet, Jason R., & Mayo, Jackson R. Approximate circuits for increased reliability. United States.
Hamlet, Jason R., and Mayo, Jackson R. Tue .
"Approximate circuits for increased reliability". United States. https://www.osti.gov/servlets/purl/1210221.
@article{osti_1210221,
title = {Approximate circuits for increased reliability},
author = {Hamlet, Jason R. and Mayo, Jackson R.},
abstractNote = {Embodiments of the invention describe a Boolean circuit having a voter circuit and a plurality of approximate circuits each based, at least in part, on a reference circuit. The approximate circuits are each to generate one or more output signals based on values of received input signals. The voter circuit is to receive the one or more output signals generated by each of the approximate circuits, and is to output one or more signals corresponding to a majority value of the received signals. At least some of the approximate circuits are to generate an output value different than the reference circuit for one or more input signal values; however, for each possible input signal value, the majority values of the one or more output signals generated by the approximate circuits and received by the voter circuit correspond to output signal result values of the reference circuit.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2015},
month = {8}
}
Works referenced in this record:
Reducing susceptibility of circuit designs to single event upsets
patent, November 2011
- Jacobson, Neil G.; Corbett, John D.
- US Patent Document 8,065,644
Design as you see FIT: System-level soft error analysis of sequential circuits
conference, April 2009
- Holcomb, D.; Seshia, S. A.
- 2009 Design, Automation & Test in Europe Conference & Exhibition (DATE'09)
Seamless Integration of SER in Rewiring-Based Design Space Exploration
conference, October 2006
- Almukhaizim, Sobeeh; Makris, Yiorgos; Yang, Yu-shen
- 2006 IEEE International Test Conference
Soft Error Mitigation Through Selective Addition of Functionally Redundant Wires
journal, March 2008
- Almukhaizim, S.; Makris, Y.
- IEEE Transactions on Reliability, Vol. 57, Issue 1
Partial error masking to reduce soft error failure rate in logic circuits
conference, January 2003
- Mohanram, K.; Touba, N. A.
- 18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, Proceedings. 16th IEEE Symposium on Computer Arithmetic
Signature-Based SER Analysis and Design of Logic Circuits
journal, January 2009
- Krishnaswamy, Smita; Plaza, Stephen M.; Markov, Igor L.
- IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 28, Issue 1
Works referencing / citing this record:
Approximate circuits for increased reliability
patent, August 2015
- Hamlet, Jason; Mayo, Jackson R.
- US Patent Document 9,112,490