System-wide power management control via clock distribution network
Abstract
An apparatus, method and computer program product for automatically controlling power dissipation of a parallel computing system that includes a plurality of processors. A computing device issues a command to the parallel computing system. A clock pulse-width modulator encodes the command in a system clock signal to be distributed to the plurality of processors. The plurality of processors in the parallel computing system receive the system clock signal including the encoded command, and adjusts power dissipation according to the encoded command.
- Inventors:
- Issue Date:
- Research Org.:
- International Business Machines Corp., Armonk, NY (United States)
- Sponsoring Org.:
- USDOE
- OSTI Identifier:
- 1179790
- Patent Number(s):
- 9037892
- Application Number:
- 13/085,879
- Assignee:
- International Business Machines Corporation (Armonk, NY)
- Patent Classifications (CPCs):
-
G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
Y - NEW / CROSS SECTIONAL TECHNOLOGIES Y02 - TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE Y02D - CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THIR OWN ENERGY USE
- DOE Contract Number:
- B554331
- Resource Type:
- Patent
- Resource Relation:
- Patent File Date: 2011 Apr 13
- Country of Publication:
- United States
- Language:
- English
- Subject:
- 97 MATHEMATICS AND COMPUTING; 24 POWER TRANSMISSION AND DISTRIBUTION
Citation Formats
Coteus, Paul W., Gara, Alan, Gooding, Thomas M., Haring, Rudolf A., Kopcsay, Gerard V., Liebsch, Thomas A., and Reed, Don D. System-wide power management control via clock distribution network. United States: N. p., 2015.
Web.
Coteus, Paul W., Gara, Alan, Gooding, Thomas M., Haring, Rudolf A., Kopcsay, Gerard V., Liebsch, Thomas A., & Reed, Don D. System-wide power management control via clock distribution network. United States.
Coteus, Paul W., Gara, Alan, Gooding, Thomas M., Haring, Rudolf A., Kopcsay, Gerard V., Liebsch, Thomas A., and Reed, Don D. Tue .
"System-wide power management control via clock distribution network". United States. https://www.osti.gov/servlets/purl/1179790.
@article{osti_1179790,
title = {System-wide power management control via clock distribution network},
author = {Coteus, Paul W. and Gara, Alan and Gooding, Thomas M. and Haring, Rudolf A. and Kopcsay, Gerard V. and Liebsch, Thomas A. and Reed, Don D.},
abstractNote = {An apparatus, method and computer program product for automatically controlling power dissipation of a parallel computing system that includes a plurality of processors. A computing device issues a command to the parallel computing system. A clock pulse-width modulator encodes the command in a system clock signal to be distributed to the plurality of processors. The plurality of processors in the parallel computing system receive the system clock signal including the encoded command, and adjusts power dissipation according to the encoded command.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2015},
month = {5}
}
Save to My Library
You must Sign In or Create an Account in order to save documents to your library.
Works referenced in this record:
Power reduction of chip multi-processors using shared resource control cooperating with DVFS
conference, October 2007
- Watanabe, Ryo; Kondo, Masaaki; Nakamura, Hiroshi
- 2007 25th International Conference on Computer Design ICCD 2007
Power-aware scheduling of virtual machines in DVFS-enabled clusters
conference, August 2009
- von Laszewski, Gregor; Wang, Lizhe; Younge, Andrew J.
- 2009 IEEE International Conference on Cluster Computing and Workshops
Minimizing execution time in MPI programs on an energy-constrained, power-scalable cluster
conference, January 2006
- Springer, Robert; Lowenthal, David K.; Rountree, Barry
- Proceedings of the eleventh ACM SIGPLAN symposium on Principles and practice of parallel programming - PPoPP '06
The Implementation and Design of a Low-Power Clock Distribution Microarchitecture
conference, July 2007
- Ji, Rong; Zeng, Xianjun; Chen, Liang
- 2007 International Conference on Networking, Architecture, and Storage (NAS 2007)
Multiprocessor system with reduced power mode and improved variation of power demand
patent, March 1998
- Hara, Tsutomu; Maruyama, Takashi; Yoshidome, Hitoshi
- US Patent Document 5,724,591
System for reducing the power consumption of a computer system and method therefor
patent, July 1998
- Evoy, David R.
- US Patent Document 5,787,294
System and method for phase-synchronous, flexible-frequency clocking and messaging
patent, September 1998
- Baxter, Michael A.
- US Patent Document 5,805,871
Method and system for dynamically adjusting power consumption of an information handling system
patent, March 2006
- Lippert, Kurt J.; Fredlund, Loren; Vecera, Nathan
- US Patent Document 7,017,061
Multi-level power monitoring, filtering and throttling at local blocks and globally
patent, February 2008
- Choquette, Jack H.; Normoyle, Kevin; Atmeh, Elias
- US Patent Document 7,337,339
Apparatus and method for controlling power, clock, and reset during test and debug procedures for a plurality of processor/cores
patent, May 2009
- McGowan, Robert A.
- US Patent Document 7,536,597
Power monitoring for processor module
patent, November 2009
- Schumacher, Derek; Martinez, Idis Ramona
- US Patent Document 7,613,935
Integrated circuit and signal processing apparatus using the same
patent, February 2010
- Kiyozaki, Kenichi
- US Patent Document 7,664,973