DOE Patents title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Separating semiconductor devices from substrate by etching graded composition release layer disposed between semiconductor devices and substrate including forming protuberances that reduce stiction

Abstract

A method includes etching a release layer that is coupled between a plurality of semiconductor devices and a substrate with an etch. The etching includes etching the release layer between the semiconductor devices and the substrate until the semiconductor devices are at least substantially released from the substrate. The etching also includes etching a protuberance in the release layer between each of the semiconductor devices and the substrate. The etch is stopped while the protuberances remain between each of the semiconductor devices and the substrate. The method also includes separating the semiconductor devices from the substrate. Other methods and apparatus are also disclosed.

Inventors:
; ; ;
Issue Date:
Research Org.:
Sandia National Lab. (SNL-NM), Albuquerque, NM (United States)
Sponsoring Org.:
USDOE
OSTI Identifier:
1179228
Patent Number(s):
9029239
Application Number:
14/067,433
Assignee:
Sandia Corporation (Albuquerque, NM)
Patent Classifications (CPCs):
H - ELECTRICITY H01 - BASIC ELECTRIC ELEMENTS H01L - SEMICONDUCTOR DEVICES
Y - NEW / CROSS SECTIONAL TECHNOLOGIES Y02 - TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE Y02E - REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
DOE Contract Number:  
AC04-94AL85000
Resource Type:
Patent
Resource Relation:
Patent File Date: 2013 Oct 30
Country of Publication:
United States
Language:
English
Subject:
36 MATERIALS SCIENCE; 14 SOLAR ENERGY; 32 ENERGY CONSERVATION, CONSUMPTION, AND UTILIZATION

Citation Formats

Tauke-Pedretti, Anna, Nielson, Gregory N, Cederberg, Jeffrey G, and Cruz-Campa, Jose Luis. Separating semiconductor devices from substrate by etching graded composition release layer disposed between semiconductor devices and substrate including forming protuberances that reduce stiction. United States: N. p., 2015. Web.
Tauke-Pedretti, Anna, Nielson, Gregory N, Cederberg, Jeffrey G, & Cruz-Campa, Jose Luis. Separating semiconductor devices from substrate by etching graded composition release layer disposed between semiconductor devices and substrate including forming protuberances that reduce stiction. United States.
Tauke-Pedretti, Anna, Nielson, Gregory N, Cederberg, Jeffrey G, and Cruz-Campa, Jose Luis. Tue . "Separating semiconductor devices from substrate by etching graded composition release layer disposed between semiconductor devices and substrate including forming protuberances that reduce stiction". United States. https://www.osti.gov/servlets/purl/1179228.
@article{osti_1179228,
title = {Separating semiconductor devices from substrate by etching graded composition release layer disposed between semiconductor devices and substrate including forming protuberances that reduce stiction},
author = {Tauke-Pedretti, Anna and Nielson, Gregory N and Cederberg, Jeffrey G and Cruz-Campa, Jose Luis},
abstractNote = {A method includes etching a release layer that is coupled between a plurality of semiconductor devices and a substrate with an etch. The etching includes etching the release layer between the semiconductor devices and the substrate until the semiconductor devices are at least substantially released from the substrate. The etching also includes etching a protuberance in the release layer between each of the semiconductor devices and the substrate. The etch is stopped while the protuberances remain between each of the semiconductor devices and the substrate. The method also includes separating the semiconductor devices from the substrate. Other methods and apparatus are also disclosed.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2015},
month = {5}
}

Works referenced in this record:

Method for fabricating silicon cells
patent, August 1998


Silicon solar cells made by a self-aligned, selective-emitter, plasma-etchback process
patent, February 1999


High-efficiency solar cell and method for fabrication
patent, August 1999


Laminated photovoltaic modules using back-contact solar cells
patent, September 1999


Method of monolithic module assembly
patent, October 1999


Silicon cells made by self-aligned selective-emitter plasma-etchback process
patent, July 2000


InGaAsN/GaAs heterojunction for multi-junction solar cells
patent, June 2001


Die singulation method and package formed thereby
patent, August 2012


Die singulation method
patent, June 2013