DOE Patents title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Design structure for in-system redundant array repair in integrated circuits

Abstract

A design structure for repairing an integrated circuit during operation of the integrated circuit. The integrated circuit comprising of a multitude of memory arrays and a fuse box holding control data for controlling redundancy logic of the arrays. The design structure provides the integrated circuit with a control data selector for passing the control data from the fuse box to the memory arrays; providing a source of alternate control data, external of the integrated circuit; and connecting the source of alternate control data to the control data selector. The design structure further passes the alternate control data from the source thereof, through the control data selector and to the memory arrays to control the redundancy logic of the memory arrays.

Inventors:
; ; ; ; ; ; ;
Issue Date:
Research Org.:
International Business Machines Corp., Armonk, NY (United States)
Sponsoring Org.:
USDOE
OSTI Identifier:
1176187
Patent Number(s):
7457187
Application Number:
11/851,613
Assignee:
International Business Machines Corporation (Armonk, NY)
Patent Classifications (CPCs):
G - PHYSICS G11 - INFORMATION STORAGE G11C - STATIC STORES
DOE Contract Number:  
W-7405-ENG-48
Resource Type:
Patent
Resource Relation:
Patent File Date: 2007 Sep 07
Country of Publication:
United States
Language:
English
Subject:
42 ENGINEERING; 99 GENERAL AND MISCELLANEOUS

Citation Formats

Bright, Arthur A., Crumley, Paul G., Dombrowa, Marc, Douskey, Steven M., Haring, Rudolf A., Oakland, Steven F., Quellette, Michael R., and Strissel, Scott A. Design structure for in-system redundant array repair in integrated circuits. United States: N. p., 2008. Web.
Bright, Arthur A., Crumley, Paul G., Dombrowa, Marc, Douskey, Steven M., Haring, Rudolf A., Oakland, Steven F., Quellette, Michael R., & Strissel, Scott A. Design structure for in-system redundant array repair in integrated circuits. United States.
Bright, Arthur A., Crumley, Paul G., Dombrowa, Marc, Douskey, Steven M., Haring, Rudolf A., Oakland, Steven F., Quellette, Michael R., and Strissel, Scott A. Tue . "Design structure for in-system redundant array repair in integrated circuits". United States. https://www.osti.gov/servlets/purl/1176187.
@article{osti_1176187,
title = {Design structure for in-system redundant array repair in integrated circuits},
author = {Bright, Arthur A. and Crumley, Paul G. and Dombrowa, Marc and Douskey, Steven M. and Haring, Rudolf A. and Oakland, Steven F. and Quellette, Michael R. and Strissel, Scott A.},
abstractNote = {A design structure for repairing an integrated circuit during operation of the integrated circuit. The integrated circuit comprising of a multitude of memory arrays and a fuse box holding control data for controlling redundancy logic of the arrays. The design structure provides the integrated circuit with a control data selector for passing the control data from the fuse box to the memory arrays; providing a source of alternate control data, external of the integrated circuit; and connecting the source of alternate control data to the control data selector. The design structure further passes the alternate control data from the source thereof, through the control data selector and to the memory arrays to control the redundancy logic of the memory arrays.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2008},
month = {11}
}