Wireless spread-spectrum telesensor chip with synchronous digital architecture

Title: Wireless spread-spectrum telesensor chip with synchronous digital architecture

Full Record
Other Related Research

Abstract

A fully integrated wireless spread-spectrum sensor incorporating all elements of an "intelligent" sensor on a single circuit chip is capable of telemetering data to a receiver. Synchronous control of all elements of the chip provides low-cost, low-noise, and highly robust data transmission, in turn enabling the use of low-cost monolithic receivers.

Inventors:: Smith, Stephen F.; Turner, Gary W.; Wintenberg, Alan L.; Emery, Michael Steven

Issue Date:: 2005-03-08

Research Org.:: Oak Ridge National Lab. (ORNL), Oak Ridge, TN (United States)

Sponsoring Org.:: USDOE

OSTI Identifier:: 1175266

Patent Number(s):: 6864802

Application Number:: 09/942,308

Assignee:: UT-Battelle, LLC (Oak Ridge, TN)

Patent Classifications (CPCs):: G - PHYSICS G08 - SIGNALLING G08C - TRANSMISSION SYSTEMS FOR MEASURED VALUES, CONTROL OR SIMILAR SIGNALS

G - PHYSICS G01 - MEASURING G01D - MEASURING NOT SPECIALLY ADAPTED FOR A SPECIFIC VARIABLE

Show more

G - PHYSICS G08 - SIGNALLING G08C - TRANSMISSION SYSTEMS FOR MEASURED VALUES, CONTROL OR SIMILAR SIGNALS
G08C17/02 - using a radio link

G - PHYSICS G01 - MEASURING G01D - MEASURING NOT SPECIALLY ADAPTED FOR A SPECIFIC VARIABLE
G01D21/00 - Measuring or testing not otherwise provided for

Y - NEW / CROSS SECTIONAL TECHNOLOGIES Y10 - TECHNICAL SUBJECTS COVERED BY FORMER USPC Y10S - TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
Y10S257/924 - with passive device, e.g. capacitor, or battery, as integral part of housing or housing element, e.g. cap

Show less

DOE Contract Number:: AC05-00OR22725

Resource Type:: Patent

Country of Publication:: United States

Language:: English

Subject:: 47 OTHER INSTRUMENTATION

Citation Formats


                    Smith, Stephen F., Turner, Gary W., Wintenberg, Alan L., and Emery, Michael Steven. Wireless spread-spectrum telesensor chip with synchronous digital architecture.  United States: N. p., 2005. 
        Web.

Copy to clipboard


                    Smith, Stephen F., Turner, Gary W., Wintenberg, Alan L., & Emery, Michael Steven. Wireless spread-spectrum telesensor chip with synchronous digital architecture.  United States.

Copy to clipboard


                    Smith, Stephen F., Turner, Gary W., Wintenberg, Alan L., and Emery, Michael Steven. Tue .  
        "Wireless spread-spectrum telesensor chip with synchronous digital architecture".  United States.  https://www.osti.gov/servlets/purl/1175266.

Copy to clipboard


                    
@article{osti_1175266,

  title        = {Wireless spread-spectrum telesensor chip with synchronous digital architecture},

  author       = {Smith, Stephen F. and Turner, Gary W. and Wintenberg, Alan L. and Emery, Michael Steven},

  abstractNote = {A fully integrated wireless spread-spectrum sensor incorporating all elements of an "intelligent" sensor on a single circuit chip is capable of telemetering data to a receiver. Synchronous control of all elements of the chip provides low-cost, low-noise, and highly robust data transmission, in turn enabling the use of low-cost monolithic receivers.},

  doi          = {},

  journal      = {},
number       = ,

  volume       = ,

  place        = {United States},

  year         = {2005},

  month        = {3}

}

Copy to clipboard

Patent:

View Patent

Save / Share:

Export Metadata

Save to My Library

Similar Records in DOE Patents and OSTI.GOV collections:

Fast-synchronizing high-fidelity spread-spectrum receiver

Patent Moore, Michael Roy; Smith, Stephen Fulton; Emery, Michael Steven

A fast-synchronizing receiver having a circuit including an equalizer configured for manipulating an analog signal; a detector in communication with the equalizer; a filter in communication with the detector; an oscillator in communication with the filter; a gate for receiving the manipulated signal; a circuit portion for synchronizing and tracking the manipulated signal; a summing circuit in communication with the circuit portion; and an output gate.
Full Text Available
Synchronization system and method for wireless communicating nodes

Patent Armstrong, Brian S. R.; Pereira, Luis R.; Rentel, Carlos H.

A system includes first and second wireless nodes having a clock with plural times, a wireless transceiver, and a processor cooperating with the transceiver to transmit and receive packets. The second node transceivers wirelessly communicate with the first or other second node transceivers. The second nodes include a Kalman filter with an output, plural filter gains, and an input representing the difference between: about the time of the clock when a received packet should have ideally been received, and a time when the received packet was actually received as measured by the clock. A circuit provides dynamic adjustment of themore »« less
Full Text Available
Method and apparatus to debug an integrated circuit chip via synchronous clock stop and scan

Patent Bellofatto, Ralph E [Ridgefield, CT]; Ellavsky, Matthew R [Rochester, MN]; Gara, Alan G [Mount Kisco, NY]; ...

An apparatus and method for evaluating a state of an electronic or integrated circuit (IC), each IC including one or more processor elements for controlling operations of IC sub-units, and each the IC supporting multiple frequency clock domains. The method comprises: generating a synchronized set of enable signals in correspondence with one or more IC sub-units for starting operation of one or more IC sub-units according to a determined timing configuration; counting, in response to one signal of the synchronized set of enable signals, a number of main processor IC clock cycles; and, upon attaining a desired clock cycle number,more »« less
Full Text Available
System on chip module configured for event-driven architecture

Patent Robbins, Kevin; Brady, Charles E.; Ashlock, Tad A.

A system on chip (SoC) module is described herein, wherein the SoC modules comprise a processor subsystem and a hardware logic subsystem. The processor subsystem and hardware logic subsystem are in communication with one another, and transmit event messages between one another. The processor subsystem executes software actors, while the hardware logic subsystem includes hardware actors, the software actors and hardware actors conform to an event-driven architecture, such that the software actors receive and generate event messages and the hardware actors receive and generate event messages.
Full Text Available
System on chip module configured for event-driven architecture

Patent Robbins, Kevin; Brady, Charles E.; Ashlock, Tad A.

A system on chip (SoC) module is described herein, wherein the SoC modules comprise a processor subsystem and a hardware logic subsystem. The processor subsystem and hardware logic subsystem are in communication with one another, and transmit event messages between one another. The processor subsystem executes software actors, while the hardware logic subsystem includes hardware actors, the software actors and hardware actors conform to an event-driven architecture, such that the software actors receive and generate event messages and the hardware actors receive and generate event messages.
Full Text Available

Similar Records