Verifying speculative multithreading in an application

Felton, Mitchell D

Title: Verifying speculative multithreading in an application

Abstract

Verifying speculative multithreading in an application executing in a computing system, including: executing one or more test instructions serially thereby producing a serial result, including insuring that all data dependencies among the test instructions are satisfied; executing the test instructions speculatively in a plurality of threads thereby producing a speculative result; and determining whether a speculative multithreading error exists including: comparing the serial result to the speculative result and, if the serial result does not match the speculative result, determining that a speculative multithreading error exists.

Inventors:: Felton, Mitchell D

Issue Date:: 2014-12-09

Research Org.:: International Business Machines Corp., Armonk, NY (United States)

Sponsoring Org.:: USDOE

OSTI Identifier:: 1165100

Patent Number(s):: 8909993

Application Number:: 13/709,729

Assignee:: International Business Machines Corporation (Armonk, NY)

Patent Classifications (CPCs):: G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING

Show more

G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
G06F9/3851 - {from multiple instruction streams, e.g. multistreaming
G06F11/3624 - {by performing operations on the source code, e.g. via a compiler}
G06F9/3001 - {Arithmetic instructions}
G06F9/3842 - {Speculative instruction execution}
G06F11/3648 - {using additional hardware}
G06F9/30087 - {Synchronisation or serialisation instructions}
G06F11/3632 - {of specific synchronisation aspects}
G06F9/30014 - {with variable precision}
G06F9/30 - Arrangements for executing machine instructions, e.g. instruction decode

Show less

DOE Contract Number:: B579040

Resource Type:: Patent

Resource Relation:: Patent File Date: 2012 Dec 10

Country of Publication:: United States

Language:: English

Subject:: 97 MATHEMATICS AND COMPUTING

Citation Formats


                    Felton, Mitchell D. Verifying speculative multithreading in an application.  United States: N. p., 2014. 
        Web.

Copy to clipboard


                    Felton, Mitchell D. Verifying speculative multithreading in an application.  United States.

Copy to clipboard


                    Felton, Mitchell D. Tue .  
        "Verifying speculative multithreading in an application".  United States.  https://www.osti.gov/servlets/purl/1165100.

Copy to clipboard


                    
@article{osti_1165100,

  title        = {Verifying speculative multithreading in an application},

  author       = {Felton, Mitchell D},

  abstractNote = {Verifying speculative multithreading in an application executing in a computing system, including: executing one or more test instructions serially thereby producing a serial result, including insuring that all data dependencies among the test instructions are satisfied; executing the test instructions speculatively in a plurality of threads thereby producing a speculative result; and determining whether a speculative multithreading error exists including: comparing the serial result to the speculative result and, if the serial result does not match the speculative result, determining that a speculative multithreading error exists.},

  doi          = {},

  journal      = {},
number       = ,

  volume       = ,

  place        = {United States},

  year         = {2014},

  month        = {12}

}

Copy to clipboard

Patent:

Save / Share:

Export Metadata

Save to My Library

Works referenced in this record:

Compiler support for speculative multithreading architecture with probabilistic points-to analysis
conference, January 2003

Chen, Peng-Sheng; Hung, Ming-Yu; Hwang, Yuan-Shin
Proceedings of the ninth ACM SIGPLAN symposium on Principles and practice of parallel programming - PPoPP '03
https://doi.org/10.1145/781498.781502

Thread-spawning schemes for speculative multithreading
conference, January 2002

Marcuello, P.; Gonzalez, A.
Eighth International Symposium on High-Performance Computer Architecture, Proceedings Eighth International Symposium on High Performance Computer Architecture
https://doi.org/10.1109/HPCA.2002.995698

Similar Records in DOE Patents and OSTI.GOV collections:

Verifying speculative multithreading in an application

Patent Felton, Mitchell D

Verifying speculative multithreading in an application executing in a computing system, including: executing one or more test instructions serially thereby producing a serial result, including insuring that all data dependencies among the test instructions are satisfied; executing the test instructions speculatively in a plurality of threads thereby producing a speculative result; and determining whether a speculative multithreading error exists including: comparing the serial result to the speculative result and, if the serial result does not match the speculative result, determining that a speculative multithreading error exists.
Full Text Available
Multithreading in vector processors

Patent Evangelinos, Constantinos; Kim, Changhoan; Nair, Ravi

In one embodiment, a system includes a processor having a vector processing mode and a multithreading mode. The processor is configured to operate on one thread per cycle in the multithreading mode. The processor includes a program counter register having a plurality of program counters, and the program counter register is vectorized. Each program counter in the program counter register represents a distinct corresponding thread of a plurality of threads. The processor is configured to execute the plurality of threads by activating the plurality of program counters in a round robin cycle.
Full Text Available
Software only intra-compute unit redundant multithreading for GPUs

Patent Lyashevsky, Alexander; Gurumurthi, Sudhanva; Sridharan, Vilas

A system, method and computer program product to execute a first and a second work-item, and compare the signature variable of the first work-item to the signature variable of the second work-item. The first and the second work-items are mapped to an identifier via software. This mapping ensures that the first and second work-items execute exactly the same data for exactly the same code without changes to the underlying hardware. By executing the first and second work-items independently, the underlying computation of the first and second work-item can be verified. Moreover, system performance is not substantially affected because the executionmore » « less
Full Text Available
Bufferless communication for redundant multithreading using register permutation

Patent Lowell, Daniel I.; Gupta, Manish

Systems, apparatuses, and methods for implementing bufferless communication for redundant multithreading applications using register permutation are disclosed. In one embodiment, a system includes a parallel processing unit, a register file, and a scheduler. The scheduler is configured to cause execution of a plurality of threads to be performed in lockstep on the parallel processing unit. The plurality of threads include a first thread and a second thread executing on adjacent first and second lanes, respectively, of the parallel processing unit. The second thread is configured to perform a register permute operation from a first register location to a second registermore » « less
Full Text Available
Software only inter-compute unit redundant multithreading for GPUs

Patent Lyashevsky, Alexander; Gurumurthi, Sudhanva; Sridharan, Vilas

A system, method and computer program product to execute a first and a second work-group, and compare the signature variables of the first work-group to the signature variables of the second work-group via a synchronization mechanism. The first and the second work-group are mapped to an identifier via software. This mapping ensures that the first and second work-groups execute exactly the same data for exactly the same code without changes to the underlying hardware. By executing the first and second work-groups independently, the underlying computation of the first and second work-groups can be verified. Moreover, system performance is not substantiallymore » « less
Full Text Available

Similar Records

Title: Verifying speculative multithreading in an application

Abstract

Citation Formats

Compiler support for speculative multithreading architecture with probabilistic points-to analysis conference, January 2003

Thread-spawning schemes for speculative multithreading conference, January 2002

Compiler support for speculative multithreading architecture with probabilistic points-to analysis
conference, January 2003

Thread-spawning schemes for speculative multithreading
conference, January 2002