skip to main content
DOE Patents title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Shared performance monitor in a multiprocessor system

Abstract

A performance monitoring unit (PMU) and method for monitoring performance of events occurring in a multiprocessor system. The multiprocessor system comprises a plurality of processor devices units, each processor device for generating signals representing occurrences of events in the processor device, and, a single shared counter resource for performance monitoring. The performance monitor unit is shared by all processor cores in the multiprocessor system. The PMU is further programmed to monitor event signals issued from non-processor devices.

Inventors:
; ;
Issue Date:
Research Org.:
International Business Machines Corp., Armonk, NY (United States)
Sponsoring Org.:
USDOE
OSTI Identifier:
1164662
Patent Number(s):
8,904,392
Application Number:
13/484,797
Assignee:
International Business Machines Corporation (Armonk, NY)
DOE Contract Number:  
B548850
Resource Type:
Patent
Resource Relation:
Patent File Date: 2012 May 31
Country of Publication:
United States
Language:
English
Subject:
97 MATHEMATICS AND COMPUTING

Citation Formats

Chiu, George, Gara, Alan G, and Salapura, Valentina. Shared performance monitor in a multiprocessor system. United States: N. p., 2014. Web.
Copy to clipboard
Chiu, George, Gara, Alan G, & Salapura, Valentina. Shared performance monitor in a multiprocessor system. United States.
Copy to clipboard
Chiu, George, Gara, Alan G, and Salapura, Valentina. Tue . "Shared performance monitor in a multiprocessor system". United States. https://www.osti.gov/servlets/purl/1164662.
Copy to clipboard
@article{osti_1164662,
title = {Shared performance monitor in a multiprocessor system},
author = {Chiu, George and Gara, Alan G and Salapura, Valentina},
abstractNote = {A performance monitoring unit (PMU) and method for monitoring performance of events occurring in a multiprocessor system. The multiprocessor system comprises a plurality of processor devices units, each processor device for generating signals representing occurrences of events in the processor device, and, a single shared counter resource for performance monitoring. The performance monitor unit is shared by all processor cores in the multiprocessor system. The PMU is further programmed to monitor event signals issued from non-processor devices.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2014},
month = {12}
}
Copy to clipboard
Patent:
View Patent
Save / Share:
Export Metadata
Save to My Library
You must Sign In or Create an Account in order to save documents to your library.

Works referenced in this record:

DMA engine for protocol processing
patent-application, September 2006

Optimization of MPI collective communication on BlueGene/L systems
conference, January 2005

  • Almási, George; Heidelberger, Philip; Archer, Charles J.
  • Proceedings of the 19th annual international conference on Supercomputing - ICS '05
  • DOI: 10.1145/1088149.1088183

Overview of the Blue Gene/L system architecture
journal, March 2005

  • Gara, A.; Blumrich, M. A.; Chen, D.
  • IBM Journal of Research and Development, Vol. 49, Issue 2.3
  • DOI: 10.1147/rd.492.0195

Performance evaluation of adaptive MPI
conference, January 2006

  • Huang, Chao; Zheng, Gengbin; Kalé, Laxmikant
  • Proceedings of the eleventh ACM SIGPLAN symposium on Principles and practice of parallel programming - PPoPP '06
  • DOI: 10.1145/1122971.1122976

Directory-based cache coherence in large-scale multiprocessors
journal, June 1990

  • Chaiken, D.; Fields, C.; Kurihara, K.
  • Computer, Vol. 23, Issue 6
  • DOI: 10.1109/2.55500

Synchronization, coherence, and event ordering in multiprocessors
journal, February 1988

  • Dubois, M.; Scheurich, C.; Briggs, F. A.
  • Computer, Vol. 21, Issue 2
  • DOI: 10.1109/2.15

Blue Gene/L advanced diagnostics environment
journal, March 2005

  • Giampapa, M. E.; Bellofatto, R.; Blumrich, M. A.
  • IBM Journal of Research and Development, Vol. 49, Issue 2.3
  • DOI: 10.1147/rd.492.0319

Intel 870: a building block for cost-effective, scalable servers
journal, March 2002

Performance Evaluation and Design Trade-Offs for Network-on-Chip Interconnect Architectures
journal, August 2005

  • Pande, P. P.; Grecu, C.; Jones, M.
  • IEEE Transactions on Computers, Vol. 54, Issue 8
  • DOI: 10.1109/TC.2005.134
    [ × clear filter / sort ]

    Similar Records in DOE Patents and OSTI.GOV collections: