Increasing security in inter-chip communication
Abstract
An apparatus for increasing security in inter-chip communication includes a sending control module, a communication bus, and a receiving control module. The communication bus is coupled between the sending control module and the receiving control module. The sending control module operates to send data on the communication bus, disable the communication bus when threats are detected, or both.
- Inventors:
- Issue Date:
- Research Org.:
- Sandia National Lab. (SNL-NM), Albuquerque, NM (United States)
- Sponsoring Org.:
- USDOE
- OSTI Identifier:
- 1162101
- Patent Number(s):
- 8874926
- Application Number:
- 13/782,808
- Assignee:
- Sandia Corporation (Albuquerque, NM)
- Patent Classifications (CPCs):
-
G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
G - PHYSICS G09 - EDUCATION G09C - CODING OR CIPHERING APPARATUS FOR CRYPTOGRAPHIC OR OTHER PURPOSES INVOLVING THE NEED FOR SECRECY
- DOE Contract Number:
- AC04-94AL85000
- Resource Type:
- Patent
- Resource Relation:
- Patent File Date: 2013 Mar 01
- Country of Publication:
- United States
- Language:
- English
- Subject:
- 97 MATHEMATICS AND COMPUTING
Citation Formats
Edwards, Nathan J, Hamlet, Jason, Bauer, Todd, and Helinski, Ryan. Increasing security in inter-chip communication. United States: N. p., 2014.
Web.
Edwards, Nathan J, Hamlet, Jason, Bauer, Todd, & Helinski, Ryan. Increasing security in inter-chip communication. United States.
Edwards, Nathan J, Hamlet, Jason, Bauer, Todd, and Helinski, Ryan. Tue .
"Increasing security in inter-chip communication". United States. https://www.osti.gov/servlets/purl/1162101.
@article{osti_1162101,
title = {Increasing security in inter-chip communication},
author = {Edwards, Nathan J and Hamlet, Jason and Bauer, Todd and Helinski, Ryan},
abstractNote = {An apparatus for increasing security in inter-chip communication includes a sending control module, a communication bus, and a receiving control module. The communication bus is coupled between the sending control module and the receiving control module. The sending control module operates to send data on the communication bus, disable the communication bus when threats are detected, or both.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2014},
month = {10}
}
Save to My Library
You must Sign In or Create an Account in order to save documents to your library.
Works referenced in this record:
I/O module for a serial multiple data system with a data bus integrity checker
patent, September 1998
- Riley, Robert E.
- US Patent Document 5,815,493
Signal output system
patent, November 2002
- Kato, Tetsuro; Saito, Seiichi; Yamagishi, Keitaro
- US Patent Document 6,487,250
Automatic testing of microprocessor bus integrity
patent, July 2006
- Amin, Hitesh; Foster, Philip Edward; Bennett, Marc
- US Patent Document 7,076,711
Method and apparatus for providing full duplex/half duplex radially distributed serial control bus architecture
patent-application, August 2002
- Jorgenson, Anthony William
- US Patent Application 09/828481; 20020112109
Circuit configuration and method for detecting an unwanted attack on an integrated circuit
patent-application, November 2003
- Gammel, Berndt
- US Patent Application 10/386332; 20030218475
Ic Intrusion Detection
patent-application, October 2008
- De Clerq, Mark Nadim Olivier
- US Patent Application 10/590388; 20080260150
Works referencing / citing this record:
Secure bitstream authentication
patent, February 2017
- Pedersen, Bruce B.
- US Patent Document 9,577,822
Methods and apparatus to protect memory regions during low-power states
patent, January 2017
- Pearson, Adrian R.; Thornburg, Christopher Andrew; Brown, Steven J.
- US Patent Document 9,542,114