Cache directory lookup reader set encoding for partial cache line speculation support

Gara, Alan; Ohmacht, Martin

Title: Cache directory lookup reader set encoding for partial cache line speculation support

Abstract

In a multiprocessor system, with conflict checking implemented in a directory lookup of a shared cache memory, a reader set encoding permits dynamic recordation of read accesses. The reader set encoding includes an indication of a portion of a line read, for instance by indicating boundaries of read accesses. Different encodings may apply to different types of speculative execution.

Inventors:: Gara, Alan; Ohmacht, Martin

Issue Date:: 2014-10-21

Research Org.:: International Business Machines Corp., Armonk, NY (United States)

Sponsoring Org.:: USDOE

OSTI Identifier:: 1160334

Patent Number(s):: 8868837

Application Number:: 13/008,602

Assignee:: International Business Machines Corporation (Armonk, NY)

Patent Classifications (CPCs):: G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING

Show more

G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
G06F9/524 - {Deadlock detection or avoidance}
G06F12/08 - in hierarchically structured memory systems, e.g. virtual memory systems

Show less

DOE Contract Number:: B554331

Resource Type:: Patent

Resource Relation:: Patent File Date: 2011 Jan 18

Country of Publication:: United States

Language:: English

Subject:: 97 MATHEMATICS AND COMPUTING

Citation Formats


                    Gara, Alan, and Ohmacht, Martin. Cache directory lookup reader set encoding for partial cache line speculation support.  United States: N. p., 2014. 
        Web.

Copy to clipboard


                    Gara, Alan, & Ohmacht, Martin. Cache directory lookup reader set encoding for partial cache line speculation support.  United States.

Copy to clipboard


                    Gara, Alan, and Ohmacht, Martin. Tue .  
        "Cache directory lookup reader set encoding for partial cache line speculation support".  United States.  https://www.osti.gov/servlets/purl/1160334.

Copy to clipboard


                    
@article{osti_1160334,

  title        = {Cache directory lookup reader set encoding for partial cache line speculation support},

  author       = {Gara, Alan and Ohmacht, Martin},

  abstractNote = {In a multiprocessor system, with conflict checking implemented in a directory lookup of a shared cache memory, a reader set encoding permits dynamic recordation of read accesses. The reader set encoding includes an indication of a portion of a line read, for instance by indicating boundaries of read accesses. Different encodings may apply to different types of speculative execution.},

  doi          = {},

  journal      = {},
number       = ,

  volume       = ,

  place        = {United States},

  year         = {2014},

  month        = {10}

}

Copy to clipboard

Patent:

Save / Share:

Export Metadata

Save to My Library

Works referenced in this record:

Scatter-Add in Data Parallel Architectures
conference, January 2005

Jung Ho Ahn, ; Erez, M.; Dally, W. J.
11th International Symposium on High-Performance Computer Architecture
https://doi.org/10.1109/HPCA.2005.30

Active memory operations
conference, January 2007

Fang, Zhen; Zhang, Lixin; Carter, John B.
Proceedings of the 21st annual international conference on Supercomputing - ICS '07
https://doi.org/10.1145/1274971.1275004

Process coordination with fetch-and-increment
conference, January 1991

Freudenthal, Eric; Gottlieb, Allan
Proceedings of the fourth international conference on Architectural support for programming languages and operating systems - ASPLOS-IV
https://doi.org/10.1145/106972.106998

Transactional Memory: An Overview
journal, May 2007

Harris, Tim; Cristal, Adrián; Unsal, Osman S.
IEEE Micro, Vol. 27, Issue 3
https://doi.org/10.1109/MM.2007.63

On the value locality of store instructions
conference, January 2000

Lepak, Kevin M.; Lipasti, Mikko H.
Proceedings of the 27th annual international symposium on Computer architecture - ISCA '00
https://doi.org/10.1145/339647.339678

A fetch-and-op implementation for parallel computers
conference, January 1988

Lipovski, G. J.; Vaughan, P.
[1988] The 15th Annual International Symposium on Computer Architecture. Conference Proceedings
https://doi.org/10.1109/ISCA.1988.5249

Algorithms for scalable synchronization on shared-memory multiprocessors
journal, February 1991

Mellor-Crummey, John M.; Scott, Michael L.
ACM Transactions on Computer Systems, Vol. 9, Issue 1
https://doi.org/10.1145/103727.103729

Similar Records in DOE Patents and OSTI.GOV collections:

Reader set encoding for directory of shared cache memory in multiprocessor system

Patent Ahn, Dnaiel; Ceze, Luis H.; Gara, Alan; ...

In a parallel processing system with speculative execution, conflict checking occurs in a directory lookup of a cache memory that is shared by all processors. In each case, the same physical memory address will map to the same set of that cache, no matter which processor originated that access. The directory includes a dynamic reader set encoding, indicating what speculative threads have read a particular line. This reader set encoding is used in conflict checking. A bitset encoding is used to specify particular threads that have read the line.
Full Text Available
Cache directory look-up re-use as conflict check mechanism for speculative memory requests

Patent Ohmacht, Martin

In a cache memory, energy and other efficiencies can be realized by saving a result of a cache directory lookup for sequential accesses to a same memory address. Where the cache is a point of coherence for speculative execution in a multiprocessor system, with directory lookups serving as the point of conflict detection, such saving becomes particularly advantageous.
Full Text Available
Version pressure feedback mechanisms for speculative versioning caches

Patent Eichenberger, Alexandre E.; Gara, Alan; O&#x27;Brien, Kathryn M.; ...

Mechanisms are provided for controlling version pressure on a speculative versioning cache. Raw version pressure data is collected based on one or more threads accessing cache lines of the speculative versioning cache. One or more statistical measures of version pressure are generated based on the collected raw version pressure data. A determination is made as to whether one or more modifications to an operation of a data processing system are to be performed based on the one or more statistical measures of version pressure, the one or more modifications affecting version pressure exerted on the speculative versioning cache. An operationmore » « less
Full Text Available
Evict on write, a management strategy for a prefetch unit and/or first level cache in a multiprocessor system with speculative execution

Patent Gara, Alan; Ohmacht, Martin

In a multiprocessor system with at least two levels of cache, a speculative thread may run on a core processor in parallel with other threads. When the thread seeks to do a write to main memory, this access is to be written through the first level cache to the second level cache. After the write though, the corresponding line is deleted from the first level cache and/or prefetch unit, so that any further accesses to the same location in main memory have to be retrieved from the second level cache. The second level cache keeps track of multiple versions ofmore » « less
Full Text Available
Checkpointing in speculative versioning caches

Patent Eichenberger, Alexandre E; Gara, Alan; Gschwind, Michael K; ...

Mechanisms for generating checkpoints in a speculative versioning cache of a data processing system are provided. The mechanisms execute code within the data processing system, wherein the code accesses cache lines in the speculative versioning cache. The mechanisms further determine whether a first condition occurs indicating a need to generate a checkpoint in the speculative versioning cache. The checkpoint is a speculative cache line which is made non-speculative in response to a second condition occurring that requires a roll-back of changes to a cache line corresponding to the speculative cache line. The mechanisms also generate the checkpoint in the speculativemore » « less
Full Text Available

Similar Records

Title: Cache directory lookup reader set encoding for partial cache line speculation support

Abstract

Citation Formats

Scatter-Add in Data Parallel Architectures conference, January 2005

Active memory operations conference, January 2007

Process coordination with fetch-and-increment conference, January 1991

Transactional Memory: An Overview journal, May 2007

On the value locality of store instructions conference, January 2000

A fetch-and-op implementation for parallel computers conference, January 1988

Algorithms for scalable synchronization on shared-memory multiprocessors journal, February 1991

Scatter-Add in Data Parallel Architectures
conference, January 2005

Active memory operations
conference, January 2007

Process coordination with fetch-and-increment
conference, January 1991

Transactional Memory: An Overview
journal, May 2007

On the value locality of store instructions
conference, January 2000

A fetch-and-op implementation for parallel computers
conference, January 1988

Algorithms for scalable synchronization on shared-memory multiprocessors
journal, February 1991