List based prefetch
Abstract
A list prefetch engine improves a performance of a parallel computing system. The list prefetch engine receives a current cache miss address. The list prefetch engine evaluates whether the current cache miss address is valid. If the current cache miss address is valid, the list prefetch engine compares the current cache miss address and a list address. A list address represents an address in a list. A list describes an arbitrary sequence of prior cache miss addresses. The prefetch engine prefetches data according to the list, if there is a match between the current cache miss address and the list address.
- Inventors:
- Issue Date:
- Research Org.:
- International Business Machines Corp., Armonk, NY (United States)
- Sponsoring Org.:
- USDOE
- OSTI Identifier:
- 1150073
- Patent Number(s):
- 8806141
- Application Number:
- 13/593,838
- Assignee:
- International Business Machines Corporation (Armonk, NY)
- Patent Classifications (CPCs):
-
G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
- DOE Contract Number:
- B554331
- Resource Type:
- Patent
- Resource Relation:
- Patent File Date: 2012 Aug 24
- Country of Publication:
- United States
- Language:
- English
- Subject:
- 97 MATHEMATICS AND COMPUTING
Citation Formats
Boyle, Peter, Christ, Norman, Gara, Alan, Kim, Changhoan, Mawhinney, Robert, Ohmacht, Martin, and Sugavanam, Krishnan. List based prefetch. United States: N. p., 2014.
Web.
Boyle, Peter, Christ, Norman, Gara, Alan, Kim, Changhoan, Mawhinney, Robert, Ohmacht, Martin, & Sugavanam, Krishnan. List based prefetch. United States.
Boyle, Peter, Christ, Norman, Gara, Alan, Kim, Changhoan, Mawhinney, Robert, Ohmacht, Martin, and Sugavanam, Krishnan. Tue .
"List based prefetch". United States. https://www.osti.gov/servlets/purl/1150073.
@article{osti_1150073,
title = {List based prefetch},
author = {Boyle, Peter and Christ, Norman and Gara, Alan and Kim, Changhoan and Mawhinney, Robert and Ohmacht, Martin and Sugavanam, Krishnan},
abstractNote = {A list prefetch engine improves a performance of a parallel computing system. The list prefetch engine receives a current cache miss address. The list prefetch engine evaluates whether the current cache miss address is valid. If the current cache miss address is valid, the list prefetch engine compares the current cache miss address and a list address. A list address represents an address in a list. A list describes an arbitrary sequence of prior cache miss addresses. The prefetch engine prefetches data according to the list, if there is a match between the current cache miss address and the list address.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2014},
month = {8}
}
Works referenced in this record:
System and device for prefetching command and parameters to be processed with least frequent bus access
patent, August 1997
- Taniai, Takayoshi; Sato, Hajime; Shimura, Hidetoshi
- US Patent Document 5,655,114
Cache memory containing extra status bits to indicate memory regions where logging of data should occur
patent, September 1997
- Cheriton, David R.
- US Patent Document 5,666,514
Prefetching data using profile of cache misses from earlier code executions
patent, April 2000
- Lewchuk, W. Kurt
- US Patent Document 6,047,363
Apparatus and method for an adaptive multiple line prefetcher
patent-application, December 2004
- Cai, Zhong-Ning; Auld, William G.; Gilbert, Jeffrey D.
- US Patent Application 10/611619; 20040268050
Region Prefetcher and Methods Thereof
patent-application, October 2010
- Deshpande, Mahadev S.; Arnold, Ronny L.; Dvorak, Josef A.
- US Patent Application 12/422467; 20100262750
Works referencing / citing this record:
Prefetch list management in a computer system
patent, May 2017
- Gooding, Thomas M.
- US Patent Document 9,639,472
Prefetch list management in a computer system
patent, April 2017
- Gooding, Thomas M.
- US Patent Document 9,626,296