skip to main content
DOE Patents title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Method and apparatus for efficiently tracking queue entries relative to a timestamp

Abstract

An apparatus and method for tracking coherence event signals transmitted in a multiprocessor system. The apparatus comprises a coherence logic unit, each unit having a plurality of queue structures with each queue structure associated with a respective sender of event signals transmitted in the system. A timing circuit associated with a queue structure controls enqueuing and dequeuing of received coherence event signals, and, a counter tracks a number of coherence event signals remaining enqueued in the queue structure and dequeued since receipt of a timestamp signal. A counter mechanism generates an output signal indicating that all of the coherence event signals present in the queue structure at the time of receipt of the timestamp signal have been dequeued. In one embodiment, the timestamp signal is asserted at the start of a memory synchronization operation and, the output signal indicates that all coherence events present when the timestamp signal was asserted have completed. This signal can then be used as part of the completion condition for the memory synchronization operation.

Inventors:
; ; ; ; ; ; ;
Issue Date:
Research Org.:
International Business Machines Corp., Armonk, NY (United States)
Sponsoring Org.:
USDOE
OSTI Identifier:
1134209
Patent Number(s):
8,756,350
Application Number:
11/768,800
Assignee:
International Business Machines Corporation (Armonk, NY)
DOE Contract Number:  
B554331
Resource Type:
Patent
Resource Relation:
Patent File Date: 2007 Jun 26
Country of Publication:
United States
Language:
English
Subject:
97 MATHEMATICS AND COMPUTING

Citation Formats

Blumrich, Matthias A., Chen, Dong, Gara, Alan G., Giampapa, Mark E., Heidelberger, Philip, Ohmacht, Martin, Salapura, Velentina, and Vranas, Pavlos. Method and apparatus for efficiently tracking queue entries relative to a timestamp. United States: N. p., 2014. Web.
Blumrich, Matthias A., Chen, Dong, Gara, Alan G., Giampapa, Mark E., Heidelberger, Philip, Ohmacht, Martin, Salapura, Velentina, & Vranas, Pavlos. Method and apparatus for efficiently tracking queue entries relative to a timestamp. United States.
Blumrich, Matthias A., Chen, Dong, Gara, Alan G., Giampapa, Mark E., Heidelberger, Philip, Ohmacht, Martin, Salapura, Velentina, and Vranas, Pavlos. Tue . "Method and apparatus for efficiently tracking queue entries relative to a timestamp". United States. https://www.osti.gov/servlets/purl/1134209.
@article{osti_1134209,
title = {Method and apparatus for efficiently tracking queue entries relative to a timestamp},
author = {Blumrich, Matthias A. and Chen, Dong and Gara, Alan G. and Giampapa, Mark E. and Heidelberger, Philip and Ohmacht, Martin and Salapura, Velentina and Vranas, Pavlos},
abstractNote = {An apparatus and method for tracking coherence event signals transmitted in a multiprocessor system. The apparatus comprises a coherence logic unit, each unit having a plurality of queue structures with each queue structure associated with a respective sender of event signals transmitted in the system. A timing circuit associated with a queue structure controls enqueuing and dequeuing of received coherence event signals, and, a counter tracks a number of coherence event signals remaining enqueued in the queue structure and dequeued since receipt of a timestamp signal. A counter mechanism generates an output signal indicating that all of the coherence event signals present in the queue structure at the time of receipt of the timestamp signal have been dequeued. In one embodiment, the timestamp signal is asserted at the start of a memory synchronization operation and, the output signal indicates that all coherence events present when the timestamp signal was asserted have completed. This signal can then be used as part of the completion condition for the memory synchronization operation.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2014},
month = {6}
}

Patent:

Save / Share:

Works referenced in this record:

DMA engine for protocol processing
patent-application, September 2006


Optimization of MPI collective communication on BlueGene/L systems
conference, January 2005

  • Almási, George; Heidelberger, Philip; Archer, Charles J.
  • Proceedings of the 19th annual international conference on Supercomputing - ICS '05
  • DOI: 10.1145/1088149.1088183

Overview of the Blue Gene/L system architecture
journal, March 2005

  • Gara, A.; Blumrich, M. A.; Chen, D.
  • IBM Journal of Research and Development, Vol. 49, Issue 2.3
  • DOI: 10.1147/rd.492.0195

Performance evaluation of adaptive MPI
conference, January 2006

  • Huang, Chao; Zheng, Gengbin; Kalé, Laxmikant
  • Proceedings of the eleventh ACM SIGPLAN symposium on Principles and practice of parallel programming - PPoPP '06
  • DOI: 10.1145/1122971.1122976

Directory-based cache coherence in large-scale multiprocessors
journal, June 1990

  • Chaiken, D.; Fields, C.; Kurihara, K.
  • Computer, Vol. 23, Issue 6
  • DOI: 10.1109/2.55500

Synchronization, coherence, and event ordering in multiprocessors
journal, February 1988

  • Dubois, M.; Scheurich, C.; Briggs, F. A.
  • Computer, Vol. 21, Issue 2
  • DOI: 10.1109/2.15

Blue Gene/L advanced diagnostics environment
journal, March 2005

  • Giampapa, M. E.; Bellofatto, R.; Blumrich, M. A.
  • IBM Journal of Research and Development, Vol. 49, Issue 2.3
  • DOI: 10.1147/rd.492.0319

Intel 870: a building block for cost-effective, scalable servers
journal, March 2002


Performance Evaluation and Design Trade-Offs for Network-on-Chip Interconnect Architectures
journal, August 2005

  • Pande, P. P.; Grecu, C.; Jones, M.
  • IEEE Transactions on Computers, Vol. 54, Issue 8
  • DOI: 10.1109/TC.2005.134