Reader set encoding for directory of shared cache memory in multiprocessor system

Ahn, Dnaiel; Ceze, Luis H.; Gara, Alan; Ohmacht, Martin; Xiaotong, Zhuang

Advanced Search OptionsAdvanced Search queries use a traditional Term Search. For more info, see our FAQ.

All Fields:

Patent Title:

Abstract:

Assignee:

Inventor(s):

Patent Number:

Patent Classification (CPC):

All Classifications
A - human necessities
A01 - agriculture
A21 - baking
A22 - butchering
A23 - foods or foodstuffs
A24 - tobacco
A41 - wearing apparel
A42 - headwear
A43 - footwear
A44 - haberdashery
A45 - hand or travelling articles
A46 - brushware
A47 - furniture
A61 - medical or veterinary science
A62 - life-saving
A63 - sports
A99 - subject matter not otherwise provided for in this section
B - performing operations
B01 - physical or chemical processes or apparatus in general
B02 - crushing, pulverising, or disintegrating
B03 - separation of solid materials using liquids or using pneumatic tables or jigs
B04 - centrifugal apparatus or machines for carrying-out physical or chemical processes
B05 - spraying or atomising in general
B06 - generating or transmitting mechanical vibrations in general
B07 - separating solids from solids
B08 - cleaning
B09 - disposal of solid waste
B21 - mechanical metal-working without essentially removing material
B22 - casting
B23 - machine tools
B24 - grinding
B25 - hand tools
B26 - hand cutting tools
B27 - working or preserving wood or similar material
B28 - working cement, clay, or stone
B29 - working of plastics
B30 - presses
B31 - making articles of paper, cardboard or material worked in a manner analogous to paper
B32 - layered products
B33 - additive manufacturing technology
B41 - printing
B42 - bookbinding
B43 - writing or drawing implements
B44 - decorative arts
B60 - vehicles in general
B61 - railways
B62 - land vehicles for travelling otherwise than on rails
B63 - ships or other waterborne vessels
B64 - aircraft
B65 - conveying
B66 - hoisting
B67 - opening, closing {or cleaning} bottles, jars or similar containers
B68 - saddlery
B81 - microstructural technology
B82 - nanotechnology
B99 - subject matter not otherwise provided for in this section
C - chemistry
C01 - inorganic chemistry
C02 - treatment of water, waste water, sewage, or sludge
C03 - glass
C04 - cements
C05 - fertilisers
C06 - explosives
C07 - organic chemistry
C08 - organic macromolecular compounds
C09 - dyes
C10 - petroleum, gas or coke industries
C11 - animal or vegetable oils, fats, fatty substances or waxes
C12 - biochemistry
C13 - sugar industry
C14 - skins
C21 - metallurgy of iron
C22 - metallurgy
C23 - coating metallic material
C25 - electrolytic or electrophoretic processes
C30 - crystal growth
C40 - combinatorial technology
C99 - subject matter not otherwise provided for in this section
D - textiles
D01 - natural or man-made threads or fibres
D02 - yarns
D03 - weaving
D04 - braiding
D05 - sewing
D06 - treatment of textiles or the like
D07 - ropes
D10 - indexing scheme associated with sublasses of section d, relating to textiles
D21 - paper-making
D99 - subject matter not otherwise provided for in this section
E - fixed constructions
E01 - construction of roads, railways, or bridges
E02 - hydraulic engineering
E03 - water supply
E04 - building
E05 - locks
E06 - doors, windows, shutters, or roller blinds in general
E21 - earth drilling
E99 - subject matter not otherwise provided for in this section
F - mechanical engineering
F01 - machines or engines in general
F02 - combustion engines
F03 - machines or engines for liquids
F04 - positive - displacement machines for liquids
F05 - indexing schemes relating to engines or pumps in various subclasses of classes f01-f04
F15 - fluid-pressure actuators
F16 - engineering elements and units
F17 - storing or distributing gases or liquids
F21 - lighting
F22 - steam generation
F23 - combustion apparatus
F24 - heating
F25 - refrigeration or cooling
F26 - drying
F27 - furnaces
F28 - heat exchange in general
F41 - weapons
F42 - ammunition
F99 - subject matter not otherwise provided for in this section
G - physics
G01 - measuring
G02 - optics
G03 - photography
G04 - horology
G05 - controlling
G06 - computing
G07 - checking-devices
G08 - signalling
G09 - education
G10 - musical instruments
G11 - information storage
G12 - instrument details
G16 - information and communication technology [ict] specially adapted for specific application fields
G21 - nuclear physics
G99 - subject matter not otherwise provided for in this section
H - electricity
H01 - basic electric elements
H02 - generation
H03 - basic electronic circuitry
H04 - electric communication technique
H05 - electric techniques not otherwise provided for
H99 - subject matter not otherwise provided for in this section
Y - new / cross sectional technologies
Y02 - technologies or applications for mitigation or adaptation against climate change
Y04 - information or communication technologies having an impact on other technology areas
Y10 - technical subjects covered by former uspc

More Options ...

Title: Reader set encoding for directory of shared cache memory in multiprocessor system

Abstract

In a parallel processing system with speculative execution, conflict checking occurs in a directory lookup of a cache memory that is shared by all processors. In each case, the same physical memory address will map to the same set of that cache, no matter which processor originated that access. The directory includes a dynamic reader set encoding, indicating what speculative threads have read a particular line. This reader set encoding is used in conflict checking. A bitset encoding is used to specify particular threads that have read the line.

Inventors:: Ahn, Dnaiel; Ceze, Luis H.; Gara, Alan; Ohmacht, Martin; Xiaotong, Zhuang

Issue Date:: 2014-06-10

Research Org.:: International Business Machines Corporation, Armonk, NY (USA)

Sponsoring Org.:: USDOE

OSTI Identifier:: 1134016

Patent Number(s):: 8751748

Application Number:: 13/008,583

Assignee:: International Business Machines Corporation

Patent Classifications (CPCs):: G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING

Show more

G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
G06F12/08 - in hierarchically structured memory systems, e.g. virtual memory systems
G06F12/084 - with a shared cache
G06F12/0842 - for multiprocessing or multitasking
G06F9/524 - {Deadlock detection or avoidance}

Show less

DOE Contract Number:: B554331

Resource Type:: Patent

Country of Publication:: United States

Language:: English

Subject:: 97 MATHEMATICS AND COMPUTING

Citation Formats


                    Ahn, Dnaiel, Ceze, Luis H., Gara, Alan, Ohmacht, Martin, and Xiaotong, Zhuang. Reader set encoding for directory of shared cache memory in multiprocessor system.  United States: N. p., 2014. 
        Web.

Copy to clipboard


                    Ahn, Dnaiel, Ceze, Luis H., Gara, Alan, Ohmacht, Martin, & Xiaotong, Zhuang. Reader set encoding for directory of shared cache memory in multiprocessor system.  United States.

Copy to clipboard


                    Ahn, Dnaiel, Ceze, Luis H., Gara, Alan, Ohmacht, Martin, and Xiaotong, Zhuang. Tue .  
        "Reader set encoding for directory of shared cache memory in multiprocessor system".  United States.  https://www.osti.gov/servlets/purl/1134016.

Copy to clipboard


                    
@article{osti_1134016,

  title        = {Reader set encoding for directory of shared cache memory in multiprocessor system},

  author       = {Ahn, Dnaiel and Ceze, Luis H. and Gara, Alan and Ohmacht, Martin and Xiaotong, Zhuang},

  abstractNote = {In a parallel processing system with speculative execution, conflict checking occurs in a directory lookup of a cache memory that is shared by all processors. In each case, the same physical memory address will map to the same set of that cache, no matter which processor originated that access. The directory includes a dynamic reader set encoding, indicating what speculative threads have read a particular line. This reader set encoding is used in conflict checking. A bitset encoding is used to specify particular threads that have read the line.},

  doi          = {},

  journal      = {},
number       = ,

  volume       = ,

  place        = {United States},

  year         = {2014},

  month        = {6}

}

Copy to clipboard

Patent:

Save / Share:

Export Metadata

Save to My Library

Works referenced in this record:

Processor associated blocking symbol controls for serializing the accessing of data resources in a computer system
patent, April 1999

Greenspan, Steven Jay; Scalzi, Casper A.; Plambeck, Kenneth E.
US Patent Document 5,895,492
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/5895492

Eviction override for larx-reserved addresses
patent, April 2001

Arimilli, Ravi Kumar; Dodson, John Steven; Lewis, Jerry Don
US Patent Document 6,212,605
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6212605

Apparatus and method for preventing cache data eviction during an atomic operation
patent, February 2002

Moudgal, Anuradha N.; Kuttanna, Belliappa; Tzeng, Allan
US Patent Document 6,347,360
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6347360

System and method providing cache coherency and atomic memory operations in a multiprocessor computer architecture
patent, March 2002

Parks, David
US Patent Document 6,356,983
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6356983

Detecting full conditions in a queue
patent, October 2002

Trull, Jeffrey E.; Mahurin, Eric W.
US Patent Document 6,460,130
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6460130

Multi-thread packet processor
patent-application, June 2002

Modelski, Richard P.; Craren, Michael J.
US Patent Application 09/741857; 20020083297
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20020083297

Cache way prediction based on instruction base register
patent-application, September 2002

Van De Waerdt, Jan-Wiliem; Stravers, Paul
US Patent Application 09/805384; 20020133672
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20020133672

Fast and accurate cache way selection
patent-application, January 2003

van de Waerdt, Jan-Willem
US Patent Application 09/887463; 20030014597
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20030014597

Stall technique to facilitate atomicity in processor execution of helper set
patent-application, September 2004

Thimmannagari, Chandra M. R.; Iacobovici, Sorin; Sugumar, Rabin A.
US Patent Application 10/395417; 20040193845
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20040193845

Synchronization of parallel processes
patent-application, September 2005

Saha09/15/2005, Bratin
US Patent Application 10/797886; 20050204119
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20050204119

Processor with cache way prediction and method thereof
patent-application, May 2006

Park, Gi-ho; Lee, Hoi-jin
US Patent Application 11/264158; 20060095680
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20060095680

Implementation of load linked and store conditional operations
patent-application, July 2006

Onufryk, Peter Z.; Stichter, Allen
US Patent Application 11/021894; 20060161919
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20060161919

Apparatus and method for sparse line write transactions
patent-application, February 2007

Gaskins, Darius D.
US Patent Application 11/364704; 20070028021
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20070028021

Separate data/coherency caches in a shared memory multiprocessor system
patent-application, July 2007

Hutton, David S.; Jackson, Kathryn M.; Langston, Keith N.
US Patent Application 11/334280; 20070168619
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20070168619

Architectural support for thread level speculative execution
patent-application, August 2007

Gara, Alan G.; Salapura, VAlentina
US Patent Application 11/351829; 20070192540
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20070192540

Snoop Filter Directory Mechanism in Coherency Shared Memory System
patent-application, December 2007

Hoover, Russell D.; Mejdrich, Eric O.; Kriegel, Jon K.
US Patent Application 11/848960; 20070294481
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20070294481

Prefetch Miss Indicator for Cache Coherence Directory Misses on External Caches
patent-application, August 2008

Lais, Eric N.; Desota, Donald R.; Joersz, Rob
US Patent Application 12/105405; 20080195820
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20080195820

Method, Apparatus, System and Program Product Supporting Improved Access Latency for a Sectored Directory
patent-application, December 2008

Averill, Duane Arlyn; Skarphol, Jonathan C.; Vanderpool, Brian T.
US Patent Application 11/758851; 20080307169
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20080307169

Method and Apparatus for Employing Multi-Bit Register File Cells and SMT Thread Groups
patent-application, December 2008

Gschwind, Michael
US Patent Application 11/762137; 20080313437
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20080313437

System and Method for Executing Nested Atomic Blocks Using Split Hardware Transactions
patent-application, January 2009

Lev, Yosef; Maessen, Jan-Willem
US Patent Application 11/840439; 20090031310
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20090031310

Enabling Speculative State Information in a Cache Coherency Protocol
patent-application, March 2009

Madriles Gimeno, Carlos; Garcia Quinones, Carlos; Marcuello, Pedro
US Patent Application 12/226793; 20090083488
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20090083488

Efficient Deterministic Multiprocessing
patent-application, September 2009

Ceze, Luis; Oskin, Mark H.; Devietti, Joseph Luke
US Patent Application 12/402395; 20090235262
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20090235262

Early header CRC in data response packets with variable gap count
patent-application, October 2009

Allison, Brian D.; Barrett, Wayne M.; Rudquist, MArk L.
US Patent Application 12/108637; 20090268736
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20090268736

Method, System and Apparatus for Reducing Memory Traffic in a Distributed Memory System
patent-application, November 2009

Moga, Adrian; Agarwal, Rajat; Mandviwalla, Malcolm
US Patent Application 12/113268; 20090276581
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20090276581

Cache control device and control method
patent-application, July 2010

Kiyota, Naohiro
US Patent Application 12/654376; 20100169577
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20100169577

Using Time Stamps to Facilitate Load Reordering
patent-application, August 2010

Cypher, Robert. E.
US Patent Application 12/369426; 20100205609
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20100205609

Hierarchical Bloom Filters for Facilitating Concurrency Control
patent-application, December 2010

Cypher, Robert E.
US Patent Application 12/493523; 20100332765
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20100332765

Store Aware Prefetching for a Datastream
patent-application, March 2011

Sander, Benjamin T.; Swamy, Bharath Narasimha; Punyamurtula, Swamy
US Patent Application 12/558465; 20110066811
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20110066811

Bulk Disambiguation of Speculative Threads in Multiprocessors
conference, January 2006

Ceze, L.; Tuck, J.; Torrellas, J.
33rd International Symposium on Computer Architecture (ISCA'06)
https://doi.org/10.1109/ISCA.2006.13

Works referencing / citing this record:

Identifying performance limiting internode data sharing on NUMA platforms
patent, May 2016

Fowles, Richard G.; Mario, Joseph P.; Zickus, II, Donald C.
US Patent Document 9,336,110
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/9336110

Similar Records in DOE Patents and OSTI.GOV collections:

Cache directory lookup reader set encoding for partial cache line speculation support

Patent Gara, Alan; Ohmacht, Martin

In a multiprocessor system, with conflict checking implemented in a directory lookup of a shared cache memory, a reader set encoding permits dynamic recordation of read accesses. The reader set encoding includes an indication of a portion of a line read, for instance by indicating boundaries of read accesses. Different encodings may apply to different types of speculative execution.
Full Text Available
Cache directory look-up re-use as conflict check mechanism for speculative memory requests

Patent Ohmacht, Martin

In a cache memory, energy and other efficiencies can be realized by saving a result of a cache directory lookup for sequential accesses to a same memory address. Where the cache is a point of coherence for speculative execution in a multiprocessor system, with directory lookups serving as the point of conflict detection, such saving becomes particularly advantageous.
Full Text Available
Cache as point of coherence in multiprocessor system

Patent Blumrich, Matthias A.; Ceze, Luis H.; Chen, Dong; ...

In a multiprocessor system, a conflict checking mechanism is implemented in the L2 cache memory. Different versions of speculative writes are maintained in different ways of the cache. A record of speculative writes is maintained in the cache directory. Conflict checking occurs as part of directory lookup. Speculative versions that do not conflict are aggregated into an aggregated version in a different way of the cache. Speculative memory access requests do not go to main memory.
Full Text Available
Evict on write, a management strategy for a prefetch unit and/or first level cache in a multiprocessor system with speculative execution

Patent Gara, Alan; Ohmacht, Martin

In a multiprocessor system with at least two levels of cache, a speculative thread may run on a core processor in parallel with other threads. When the thread seeks to do a write to main memory, this access is to be written through the first level cache to the second level cache. After the write though, the corresponding line is deleted from the first level cache and/or prefetch unit, so that any further accesses to the same location in main memory have to be retrieved from the second level cache. The second level cache keeps track of multiple versions ofmore » « less
Full Text Available
Using predictions of outcomes of cache memory access requests for controlling whether a request generator sends memory access requests to a memory in parallel with cache memory access requests

Patent Yin, Jieming; Eckert, Yasuko; Poremba, Matthew R.; ...

An electronic device handles memory access requests for data in a memory. The electronic device includes a memory controller for the memory, a last-level cache memory, a request generator, and a predictor. The predictor determines a likelihood that a cache memory access request for data at a given address will hit in the last-level cache memory. Based on the likelihood, the predictor determines: whether a memory access request is to be sent by the request generator to the memory controller for the data in parallel with the cache memory access request being resolved in the last-level cache memory, and, whenmore » « less
Full Text Available

Similar Records

Title: Reader set encoding for directory of shared cache memory in multiprocessor system

Abstract

Citation Formats

Processor associated blocking symbol controls for serializing the accessing of data resources in a computer system patent, April 1999

Eviction override for larx-reserved addresses patent, April 2001

Apparatus and method for preventing cache data eviction during an atomic operation patent, February 2002

System and method providing cache coherency and atomic memory operations in a multiprocessor computer architecture patent, March 2002

Detecting full conditions in a queue patent, October 2002

Multi-thread packet processor patent-application, June 2002

Cache way prediction based on instruction base register patent-application, September 2002

Fast and accurate cache way selection patent-application, January 2003

Stall technique to facilitate atomicity in processor execution of helper set patent-application, September 2004

Synchronization of parallel processes patent-application, September 2005

Processor with cache way prediction and method thereof patent-application, May 2006

Implementation of load linked and store conditional operations patent-application, July 2006

Apparatus and method for sparse line write transactions patent-application, February 2007

Separate data/coherency caches in a shared memory multiprocessor system patent-application, July 2007

Architectural support for thread level speculative execution patent-application, August 2007

Snoop Filter Directory Mechanism in Coherency Shared Memory System patent-application, December 2007

Prefetch Miss Indicator for Cache Coherence Directory Misses on External Caches patent-application, August 2008

Method, Apparatus, System and Program Product Supporting Improved Access Latency for a Sectored Directory patent-application, December 2008

Method and Apparatus for Employing Multi-Bit Register File Cells and SMT Thread Groups patent-application, December 2008

System and Method for Executing Nested Atomic Blocks Using Split Hardware Transactions patent-application, January 2009

Enabling Speculative State Information in a Cache Coherency Protocol patent-application, March 2009

Efficient Deterministic Multiprocessing patent-application, September 2009

Early header CRC in data response packets with variable gap count patent-application, October 2009

Method, System and Apparatus for Reducing Memory Traffic in a Distributed Memory System patent-application, November 2009

Cache control device and control method patent-application, July 2010

Using Time Stamps to Facilitate Load Reordering patent-application, August 2010

Hierarchical Bloom Filters for Facilitating Concurrency Control patent-application, December 2010

Store Aware Prefetching for a Datastream patent-application, March 2011

Bulk Disambiguation of Speculative Threads in Multiprocessors conference, January 2006

Identifying performance limiting internode data sharing on NUMA platforms patent, May 2016

Processor associated blocking symbol controls for serializing the accessing of data resources in a computer system
patent, April 1999

Eviction override for larx-reserved addresses
patent, April 2001

Apparatus and method for preventing cache data eviction during an atomic operation
patent, February 2002

System and method providing cache coherency and atomic memory operations in a multiprocessor computer architecture
patent, March 2002

Detecting full conditions in a queue
patent, October 2002

Multi-thread packet processor
patent-application, June 2002

Cache way prediction based on instruction base register
patent-application, September 2002

Fast and accurate cache way selection
patent-application, January 2003

Stall technique to facilitate atomicity in processor execution of helper set
patent-application, September 2004

Synchronization of parallel processes
patent-application, September 2005

Processor with cache way prediction and method thereof
patent-application, May 2006

Implementation of load linked and store conditional operations
patent-application, July 2006

Apparatus and method for sparse line write transactions
patent-application, February 2007

Separate data/coherency caches in a shared memory multiprocessor system
patent-application, July 2007

Architectural support for thread level speculative execution
patent-application, August 2007

Snoop Filter Directory Mechanism in Coherency Shared Memory System
patent-application, December 2007

Prefetch Miss Indicator for Cache Coherence Directory Misses on External Caches
patent-application, August 2008

Method, Apparatus, System and Program Product Supporting Improved Access Latency for a Sectored Directory
patent-application, December 2008

Method and Apparatus for Employing Multi-Bit Register File Cells and SMT Thread Groups
patent-application, December 2008

System and Method for Executing Nested Atomic Blocks Using Split Hardware Transactions
patent-application, January 2009

Enabling Speculative State Information in a Cache Coherency Protocol
patent-application, March 2009

Efficient Deterministic Multiprocessing
patent-application, September 2009

Early header CRC in data response packets with variable gap count
patent-application, October 2009

Method, System and Apparatus for Reducing Memory Traffic in a Distributed Memory System
patent-application, November 2009

Cache control device and control method
patent-application, July 2010

Using Time Stamps to Facilitate Load Reordering
patent-application, August 2010

Hierarchical Bloom Filters for Facilitating Concurrency Control
patent-application, December 2010

Store Aware Prefetching for a Datastream
patent-application, March 2011

Bulk Disambiguation of Speculative Threads in Multiprocessors
conference, January 2006

Identifying performance limiting internode data sharing on NUMA platforms
patent, May 2016