skip to main content
DOE Patents title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Performing an allreduce operation using shared memory

Abstract

Methods, apparatus, and products are disclosed for performing an allreduce operation using shared memory that include: receiving, by at least one of a plurality of processing cores on a compute node, an instruction to perform an allreduce operation; establishing, by the core that received the instruction, a job status object for specifying a plurality of shared memory allreduce work units, the plurality of shared memory allreduce work units together performing the allreduce operation on the compute node; determining, by an available core on the compute node, a next shared memory allreduce work unit in the job status object; and performing, by that available core on the compute node, that next shared memory allreduce work unit.

Inventors:
; ; ;
Issue Date:
Research Org.:
International Business Machines Corporation, Armonk, NY (USA
Sponsoring Org.:
USDOE
OSTI Identifier:
1134015
Patent Number(s):
8,752,051
Application Number:
13/427,057
Assignee:
International Business Machines Corporation
DOE Contract Number:  
B554331
Resource Type:
Patent
Country of Publication:
United States
Language:
English
Subject:
97 MATHEMATICS AND COMPUTING

Citation Formats

Archer, Charles J, Dozsa, Gabor, Ratterman, Joseph D, and Smith, Brian E. Performing an allreduce operation using shared memory. United States: N. p., 2014. Web.
Archer, Charles J, Dozsa, Gabor, Ratterman, Joseph D, & Smith, Brian E. Performing an allreduce operation using shared memory. United States.
Archer, Charles J, Dozsa, Gabor, Ratterman, Joseph D, and Smith, Brian E. Tue . "Performing an allreduce operation using shared memory". United States. https://www.osti.gov/servlets/purl/1134015.
@article{osti_1134015,
title = {Performing an allreduce operation using shared memory},
author = {Archer, Charles J and Dozsa, Gabor and Ratterman, Joseph D and Smith, Brian E},
abstractNote = {Methods, apparatus, and products are disclosed for performing an allreduce operation using shared memory that include: receiving, by at least one of a plurality of processing cores on a compute node, an instruction to perform an allreduce operation; establishing, by the core that received the instruction, a job status object for specifying a plurality of shared memory allreduce work units, the plurality of shared memory allreduce work units together performing the allreduce operation on the compute node; determining, by an available core on the compute node, a next shared memory allreduce work unit in the job status object; and performing, by that available core on the compute node, that next shared memory allreduce work unit.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2014},
month = {6}
}

Patent:

Save / Share:

Works referenced in this record:

Automatic generation and tuning of MPI collective communication routines
conference, January 2005

  • Faraj, Ahmad; Yuan, Xin
  • Proceedings of the 19th annual international conference on Supercomputing - ICS '05
  • DOI: 10.1145/1088149.1088202

Computing the Hough transform on a scan line array processor (image processing)
journal, March 1989

  • Fisher, A. L.; Highnam, P. T.
  • IEEE Transactions on Pattern Analysis and Machine Intelligence, Vol. 11, Issue 3
  • DOI: 10.1109/34.21795

Computing parallel prefix and reduction using coterie structures
conference, January 1992

  • Herbordt, M. C.; Weems, C. C.
  • [1992] The Fourth Symposium on the Frontiers of Massively Parallel Computation, [Proceedings 1992] The Fourth Symposium on the Frontiers of Massively Parallel Computation
  • DOI: 10.1109/FMPC.1992.234895

Kernel-level single system image for petascale computing
journal, April 2006

  • Ong, Hong; Vetter, Jeffrey; Studham, R. Scott
  • ACM SIGOPS Operating Systems Review, Vol. 40, Issue 2
  • DOI: 10.1145/1131322.1131335

Building packet buffers using interleaved memories
conference, January 2005

  • Shrimali, G.; McKeown, N.
  • HPSR. 2005 Workshop on High Performance Switching and Routing, 2005.
  • DOI: 10.1109/HPSR.2005.1503183

Real-Time Performance Monitoring, Adaptive Control, and Interactive Steering of Computational Grids
journal, November 2000

  • Vetter, Jeffrey S.; Reed, Daniel A.
  • The International Journal of High Performance Computing Applications, Vol. 14, Issue 4
  • DOI: 10.1177/109434200001400407