DOE Patents title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Low latency, high bandwidth data communications between compute nodes in a parallel computer

Abstract

Methods, systems, and products are disclosed for data transfers between nodes in a parallel computer that include: receiving, by an origin DMA on an origin node, a buffer identifier for a buffer containing data for transfer to a target node; sending, by the origin DMA to the target node, a RTS message; transferring, by the origin DMA, a data portion to the target node using a memory FIFO operation that specifies one end of the buffer from which to begin transferring the data; receiving, by the origin DMA, an acknowledgement of the RTS message from the target node; and transferring, by the origin DMA in response to receiving the acknowledgement, any remaining data portion to the target node using a direct put operation that specifies the other end of the buffer from which to begin transferring the data, including initiating the direct put operation without invoking an origin processing core.

Inventors:
Issue Date:
Research Org.:
International Business Machines Corp., Armonk, NY (United States)
Sponsoring Org.:
USDOE
OSTI Identifier:
1129212
Patent Number(s):
8706832
Application Number:
13/769,715
Assignee:
International Business Machines Corporation (Armonk, NY)
Patent Classifications (CPCs):
G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
DOE Contract Number:  
B554331
Resource Type:
Patent
Resource Relation:
Patent File Date: 2013 Feb 18
Country of Publication:
United States
Language:
English
Subject:
97 MATHEMATICS AND COMPUTING

Citation Formats

Blocksome, Michael A. Low latency, high bandwidth data communications between compute nodes in a parallel computer. United States: N. p., 2014. Web.
Blocksome, Michael A. Low latency, high bandwidth data communications between compute nodes in a parallel computer. United States.
Blocksome, Michael A. Tue . "Low latency, high bandwidth data communications between compute nodes in a parallel computer". United States. https://www.osti.gov/servlets/purl/1129212.
@article{osti_1129212,
title = {Low latency, high bandwidth data communications between compute nodes in a parallel computer},
author = {Blocksome, Michael A},
abstractNote = {Methods, systems, and products are disclosed for data transfers between nodes in a parallel computer that include: receiving, by an origin DMA on an origin node, a buffer identifier for a buffer containing data for transfer to a target node; sending, by the origin DMA to the target node, a RTS message; transferring, by the origin DMA, a data portion to the target node using a memory FIFO operation that specifies one end of the buffer from which to begin transferring the data; receiving, by the origin DMA, an acknowledgement of the RTS message from the target node; and transferring, by the origin DMA in response to receiving the acknowledgement, any remaining data portion to the target node using a direct put operation that specifies the other end of the buffer from which to begin transferring the data, including initiating the direct put operation without invoking an origin processing core.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2014},
month = {4}
}

Works referenced in this record:

Congestion free packet network
patent, September 1991


Bulk-synchronous parallel computer
patent, January 1992


Static routing system
patent, October 1997


Barrier and eureka synchronization architecture for multiprocessors
patent, February 1998


Message-passing multiprocessor system
patent, August 1998


Multi-tasking adapter for parallel network applications
patent, June 2000


Seralized race-free virtual barrier network
patent, July 2000


Tables with direct memory access descriptor lists for distributed direct memory access
patent, December 2006


Low latency, high bandwidth data communications between compute nodes in a parallel computer
patent, November 2010


Method for performing DMA transfers with dynamic descriptor structure
patent-application, May 2005


Lightweight input/output protocol
patent-application, September 2005


Failover mechanisms in RDMA operations
patent-application, March 2006


Early interrupt notification in RDMA and in DMA operations
patent-application, March 2006


RDMA server (OSI) global TCE tables
patent-application, March 2006


Remote direct memory access system and method
patent-application, April 2006


Host buffer queues
patent-application, July 2006


Concurrency technique for shared objects
patent-application, July 2006


DMA engine for protocol processing
patent-application, September 2006


Virtualization for device sharing
patent-application, November 2006


Packet transferring/transmitting method and mobile communication system
patent-application, May 2008


Data Flow Control Within and Between DMA Channels
patent-application, September 2008


Remote Direct Memory Access
patent-application, October 2008


Message Communications of Particular Message Types Between Compute Nodes Using DMA Shadow Buffers
patent-application, October 2008


Low Latency, High Bandwidth Data Communications Between Compute Nodes in a Parallel Computer
patent-application, November 2008


Controlling Data Transfers from an Origin Compute Node to a Target Compute Node
patent-application, December 2008


Data Communications
patent-application, December 2008


Ultrascalable Petaflop Parallel Supercomputer
patent-application, January 2009


Pacing a Data Transfer Operation Between Compute Nodes on a Parallel Computer
patent-application, January 2009


Repeating Direct Memory Access Data Transfer Operations for Compute Nodes in a Parallel Computer
patent-application, January 2009


Tracking Network Contention
patent-application, June 2009


Determining A Path For Network Traffic Between Nodes In A Parallel Computer
patent-application, October 2009


Determining A Path For Network Traffic Between Nodes In A Parallel Computer
patent-application, October 2009


Replenishing Data Descriptors in a DMA Injection FIFO Buffer
patent-application, October 2010


Processing data communications messages with input/output control blocks
patent-application, August 2011


Data Communications in a Parallel Active Messaging Interface of a Parallel Computer
patent-application, May 2012


Performing Collective Operations In A Distributed Processing System
patent-application, January 2013