Performing a local barrier operation

Archer, Charles J; Blocksome, Michael A; Ratterman, Joseph D; Smith, Brian E

Title: Performing a local barrier operation

Abstract

Performing a local barrier operation with parallel tasks executing on a compute node including, for each task: retrieving a present value of a counter; calculating, in dependence upon the present value of the counter and a total number of tasks performing the local barrier operation, a base value, the base value representing the counter's value prior to any task joining the local barrier; calculating, in dependence upon the base value and the total number of tasks performing the local barrier operation, a target value of the counter, the target value representing the counter's value when all tasks have joined the local barrier; joining the local barrier, including atomically incrementing the value of the counter; and repetitively, until the present value of the counter is no less than the target value of the counter: retrieving the present value of the counter and determining whether the present value equals the target value.

Inventors:: Archer, Charles J; Blocksome, Michael A; Ratterman, Joseph D; Smith, Brian E

Issue Date:: 2014-03-04

Research Org.:: International Business Machines Corp., Armonk, NY (United States)

Sponsoring Org.:: USDOE

OSTI Identifier:: 1126873

Patent Number(s):: 8667502

Application Number:: 13/683,616

Assignee:: International Business Machines Corporation (Armonk, NY)

Patent Classifications (CPCs):: G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING

Show more

G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
G06F9/522 - {Barrier synchronisation}
G06F9/54 - Interprogram communication

Show less

DOE Contract Number:: B554331

Resource Type:: Patent

Country of Publication:: United States

Language:: English

Subject:: 97 MATHEMATICS AND COMPUTING

Citation Formats


                    Archer, Charles J, Blocksome, Michael A, Ratterman, Joseph D, and Smith, Brian E. Performing a local barrier operation.  United States: N. p., 2014. 
        Web.

Copy to clipboard


                    Archer, Charles J, Blocksome, Michael A, Ratterman, Joseph D, & Smith, Brian E. Performing a local barrier operation.  United States.

Copy to clipboard


                    Archer, Charles J, Blocksome, Michael A, Ratterman, Joseph D, and Smith, Brian E. Tue .  
        "Performing a local barrier operation".  United States.  https://www.osti.gov/servlets/purl/1126873.

Copy to clipboard


                    
@article{osti_1126873,

  title        = {Performing a local barrier operation},

  author       = {Archer, Charles J and Blocksome, Michael A and Ratterman, Joseph D and Smith, Brian E},

  abstractNote = {Performing a local barrier operation with parallel tasks executing on a compute node including, for each task: retrieving a present value of a counter; calculating, in dependence upon the present value of the counter and a total number of tasks performing the local barrier operation, a base value, the base value representing the counter's value prior to any task joining the local barrier; calculating, in dependence upon the base value and the total number of tasks performing the local barrier operation, a target value of the counter, the target value representing the counter's value when all tasks have joined the local barrier; joining the local barrier, including atomically incrementing the value of the counter; and repetitively, until the present value of the counter is no less than the target value of the counter: retrieving the present value of the counter and determining whether the present value equals the target value.},

  doi          = {},

  journal      = {},
number       = ,

  volume       = ,

  place        = {United States},

  year         = {2014},

  month        = {3}

}

Copy to clipboard

Patent:

Save / Share:

Export Metadata

Save to My Library

Works referenced in this record:

Method and apparatus for the connection of a closed ring through a telephone exchange
patent, December 1987

Nilsson, Olof E.
US Patent Document 4,715,032
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/4715032

Object oriented message passing system and method
patent, December 1996

Saulpaugh, Thomas E.; Bruffey, Bill M.; Williams, Russell T.
US Patent Document 5,590,334
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/5590334

Message transfer system and method for parallel computer with message transfers being scheduled by skew and roll functions to avoid bottlenecks
patent, April 1997

Heller, Steven K.
US Patent Document 5,617,538
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/5617538

Multicomputer memory access architecture
patent, February 1998

Frisch, Robert C.
US Patent Document 5,721,828
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/5721828

Method of optimizing recognition of collective data movement in a parallel distributed system
patent, October 1998

Ogasawara, Takeshi; Komatsu, Hideaki
US Patent Document 5,822,604
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/5822604

Data gathering/scattering system for a plurality of processors in a parallel computer
patent, November 1998

Kato, Sadaharu; Ishihata, Hiroaki; Horie, Takeshi
US Patent Document 5,832,215
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/5832215

Method and apparatus for controlling (N+I) I/O channels with (N) data managers in a homogenous software programmable environment
patent, January 1999

Carmichael, Richard; Ward, Joel M.; Winchell, Michael A.
US Patent Document 5,864,712
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/5864712

Intelligent batching of distributed messages
patent, February 1999

Shan, Yen-Ping
US Patent Document 5,875,329
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/5875329

Adaptive congestion control mechanism for modular computer networks
patent, September 1999

Scott, Steven L.; Pribnow, Richard D.; Logghe, Peter G.
US Patent Document 5,958,017
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/5958017

SMP clusters with remote resource managers for distributing work to other clusters while reducing bus traffic to a minimum
patent, March 2000

VanHuben, Gary A.; Blake, Michael A.; Mak, Pak-kin
US Patent Document 6,038,651
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6038651

Parallel processing method and system using a lazy parallel data type to reduce inter-processor communication
patent, April 2001

Hardwick, Jonathan C.
US Patent Document 6,212,617
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6212617

Dynamic load balancing among processors in a parallel computer
patent, September 2001

Hardwick, Jonathan C.
US Patent Document 6,292,822
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6292822

Method for performing alltoall communication in parallel computers
patent, December 2001

Kureya, Kimihide
US Patent Document 6,334,138
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6334138

Implementing locks in a distributed processing system
patent, October 2002

Keller, James B.; Hughes, William A.
US Patent Document 6,473,849
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6473849

Method and apparatus for wire speed IP multicast forwarding
patent, June 2004

Brown, David A.
US Patent Document 6,754,211
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6754211

System and method for configuration, management, and monitoring of a computer network using inheritance
patent, December 2004

Hanchett, Paul F.
US Patent Document 6,834,301
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6834301

Video output controller and video card
patent, July 2005

Amemiya, Jiro; Uesugi, Kouki
US Patent Document 6,914,606
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6914606

Hyperbolic tree space display of computer system monitoring and analysis data
patent, November 2006

Li, Jun; Moore, Keith E.
US Patent Document 7,143,392
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7143392

Reliable datagram transport service
patent, January 2007

Krause, Michael R.; Garcia, David J.; Culley, Paul R.
US Patent Document 7,171,484
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7171484

Hierarchical tree-based protection scheme for mesh networks
patent, April 2007

Shah-Heydari, Shahram
US Patent Document 7,203,743
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7203743

Phased upgrade of a computing environment
patent, August 2007

Wildhagen, Andreas; Kretz, Michael; Kessler, Jörg
US Patent Document 7,263,698
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7263698

Method and apparatus for suspending execution of a thread until a specified memory access occurs
patent, April 2008

Rodgers, Dion; Marr, Deborah T.; Hill, David L.
US Patent Document 7,363,474
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7363474

Massively parallel supercomputer
patent, June 2009

Blumrich, Matthias A.; Chen, Dong; Chiu, George Liang-Tai
US Patent Document 7,555,566
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7555566

Synchronizing access to global resources
patent, August 2009

Rabinovici, Sorana; Nishihara, Kenneth
US Patent Document 7,571,439
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7571439

Implementing locks in a distributed processing system
patent, December 2009

Meyer, Derrick R.; Owen, Jonathan M.; Hummel, Mark D.
US Patent Document 7,640,315
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7640315

Memory control device
patent, April 2010

Tagawa, Fumitake
US Patent Document 7,707,366
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7707366

Method and apparatus for stacked address, bus to memory data transfer
patent, June 2010

Wiedenman, Gregory B.; Eckel, Nathan A.; Artmann, Joel B.
US Patent Document 7,739,451
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7739451

Hierarchical tree-based protection scheme for mesh networks
patent, August 2010

Shah-Heydari, Shahram
US Patent Document 7,774,448
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7774448

Computer hardware fault administration
patent, September 2010

Archer, Charles J.; Megerian, Mark G.; Ratterman, Joseph D.
US Patent Document 7,796,527
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7796527

Dynamic multipoint tree rearrangement
patent, October 2010

Boers, Arjen; Wijnands, Ijsbrand; Vicisano, Lorenzo
US Patent Document 7,808,930
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7808930

Cross-layer design techniques for interference-aware routing configuration in wireless mesh networks
patent, May 2011

Gong, Xiaohong; Hart, Brian D.; Douglas, Bretton
US Patent Document 7,936,681
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7936681

Efficient content authentication in peer-to-peer networks
patent, July 2011

Tamassia, Roberto; Triandopoulos, Nikolaos
US Patent Document 7,974,221
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7974221

Performing an allreduce operation using shared memory
patent, April 2012

Archer, Charles J.; Dozsa, Gabor J.; Ratterman, Joseph D.
US Patent Document 8,161,480
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8161480

Apparatus and methods for connecting modules using remote switching
patent-application, February 2002

Carvey, Philip P.; Dally, William J.; Dennison, Larry R.
US Patent Application 09/765138; 20020016901
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20020016901

Multi-use data access descriptor
patent-application, October 2002

Schmisseur, Mark A.
US Patent Application 09/820121; 20020144027
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20020144027

Synchronization objects for multi-computer systems
patent-application, February 2003

Hoyle, Stephen L.
US Patent Application 09/928115; 20030041173
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20030041173

Arithmetic functions in torus and tree networks
patent-application, April 2004

Bhanot, Gyan; Blumrich, Matthias A.; Chen, Dong
US Patent Application 10/468991; 20040073590
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20040073590

Virtual private networks within a packet network having a mesh topology
patent-application, May 2005

Ashwood-Smith, Peter
US Patent Application 10/694833; 20050094577
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20050094577

Method and apparatus for managing an event processing system
patent-application, July 2006

Supalov, Alexander
US Patent Application 11/027627; 20060156312
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20060156312

Fast and memory protected asynchronous message scheme in a multi-process and multi-thread environment
patent-application, August 2006

Zhou, Hao; Marineau-Mes, Sebastian; van der Veen, Peter
US Patent Application 11/145105; 20060182137
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20060182137

Method, system and program product for communicating among processes in a symmetric multi-processing cluster environment
patent-application, July 2007

Jia, Bin; Treumann, Richard R.
US Patent Application 11/282011; 20070174558
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20070174558

Programming a Multi-processor System
patent-application, September 2007

Beardslee, John Mark; Doerr, Michael B.; Eng, Tommy K.
US Patent Application 11/691889; 20070226686
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20070226686

Executing an Allgather Operation with an Alltoallv Operation in a Parallel Computer
patent-application, January 2008

Archer, Charles J.; Heidelberger, Philip; Moreira, Jose Eduardo
US Patent Application 11/459387; 20080022079
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20080022079

Remote DMA systems and methods for supporting synchronization of distributed processes in a multi-processor system using collective operations
patent-application, May 2008

Leonard, Judson S.; Stewart, Lawrence C.; Gingold, David
US Patent Application 11/594427; 20080109569
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20080109569

Integrated Development Environment with Object-Oriented GUI Rendering Feature
patent-application, October 2008

Feigenbaum, Barry A.; Squillace, Michael A.
US Patent Application 11/695658; 20080250325
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20080250325

Executing a Scatter Operation on a Parallel Computer
patent-application, October 2008

Archer, Charles J.; Ratterman, Joseph D.
US Patent Application 11/737286; 20080263320
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20080263320

Parallel-Prefix Broadcast for a Parallel-Prefix Operation on a Parallel Computer
patent-application, October 2008

Archer, Charles J.; Peters, Amanda; Ricard, Gary R.
US Patent Application 11/737209; 20080263329
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20080263329

Signaling Completion of a Message Transfer from an Origin Compute Node to a Target Compute Node
patent-application, November 2008

Blocksome, Michael A.; Parker, Jeffrey J.
US Patent Application 11/744319; 20080273543
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20080273543

Interprocess Resource-Based Dynamic Scheduling System and Method
patent-application, November 2008

Bohra, Subash; Nam, Scott
US Patent Application 11/749810; 20080288949
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20080288949

Performing an Allreduce Operation Using Shared Memory
patent-application, December 2008

Archer, Charles J.; Dozsa, Gabor; Ratterman, Joseph D.
US Patent Application 11/754782; 20080301683
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20080301683

Direct Memory Access ('DMA') Engine Assisted Local Reduction
patent-application, January 2009

Archer, Charles J.; , Michael A. Blocksome
US Patent Application 11/769367; 20090006663
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20090006663

Non-Volatile Memory And Method With Non-Sequential Update Block Management
patent-application, January 2009

Sinclair, Alan Walsh; Gorobets, Sergey Anatolievich; Bennett, Alan David
US Patent Application 12/239489; 20090019218
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20090019218

Fault Tolerant Self-Optimizing Multi-Processor System and Method Thereof
patent-application, January 2009

Shi, Justin Y.
US Patent Application 12/168214; 20090019258
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20090019258

Database Retrieval with a Non-Unique Key on a Parallel Computer System
patent-application, February 2009

Archer, Charles Jens; Peters, Amanda; Rocard, Gary Ross
US Patent Application 11/830463; 20090037377
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20090037377

Effecting a Broadcast with an Allreduce Operation on a Parallel Computer
patent-application, February 2009

Almasi, Gheorghe; Archer, Charles J.; Ratterman, Joseph D.
US Patent Application 11/832918; 20090037511
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20090037511

Determining When a Set of Compute Nodes Participating in a Barrier Operation on a Parallel Computer are Ready to Exit the Barrier Operation
patent-application, February 2009

Blocksome, Michael A.
US Patent Application 11/832192; 20090037707
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20090037707

Executing an Allgather Operation on a Parallel Computer
patent-application, February 2009

Archer, Charles J.; Faraj, Ahmad A.
US Patent Application 11/834153; 20090040946
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20090040946

Query Execution and Optimization Utilizing a Combining Network in a Parallel Computer System
patent-application, February 2009

Barsness, Eric L.; Darrington, David L.; Peters, Amanda E.
US Patent Application 11/834827; 20090043910
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20090043910

Line-Plane Broadcasting in a Data Communications Network of a Parallel Computer
patent-application, February 2009

Archer, Charles J.; Berg, Jeremy E.; Blocksome, Michael A.
US Patent Application 11/843083; 20090052462
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20090052462

Line-Plane Broadcasting in a Data Communications Network of a Parallel Computer
patent-application, February 2009

Archer, Charles J.; Berg, Jeremy E.; Blocksome, Michael A.
US Patent Application 11/843090; 20090055474
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20090055474

System and Method for Providing a Fully Non-Blocking Switch in a Supernode of a Multi-Tiered Full-Graph Interconnect Architecture
patent-application, March 2009

Arimilli, Lakshminarayana B.; Arimilli, Ravi K.; Rajamony, Ramakrishnan
US Patent Application 11/845211; 20090064140
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20090064140

Mechanism For Process Migration On A Massively Parallel Computer
patent-application, March 2009

Archer, Charles; Darrington, David; McCarthy, Patrick
US Patent Application 11/853927; 20090067334
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20090067334

Broadcasting A Message In A Parallel Computer
patent-application, September 2009

Berg, Jeremy E.; Faraj, Ahmad A.
US Patent Application 12/053902; 20090240838
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20090240838

Broadcasting Collective Operation Contributions Throughout A Parallel Computer
patent-application, September 2009

Faraj, Ahmad
US Patent Application 12/053842; 20090240915
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20090240915

Broadcasting A Message In A Parallel Computer
patent-application, October 2009

Archer, Charles J.; Faraj, Ahmad A.
US Patent Application 12/060492; 20090245134
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20090245134

Collecting and Aggregating Data Using Distributed Resources
patent-application, October 2009

Yuan, Zhongsheng
US Patent Application 12/058789; 20090248712
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20090248712

Novel Massively Parallel Supercomputer
patent-application, October 2009

Blumrich, Matthias A.; Chen, Dong; Chiu, George L.
US Patent Application 12/492799; 20090259713
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20090259713

Performing An Allreduce Operation On A Plurality Of Compute Nodes Of A Parallel Computer
patent-application, November 2009

Faraj, Ahmad
US Patent Application 12/124763; 20090292905
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20090292905

Performing An Allreduce Operation On A Plurality Of Compute Nodes Of A Parallel Computer
patent-application, December 2009

Faraj, Ahmad
US Patent Application 12/124756; 20090307467
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20090307467

Method and System for Increasing Throughput in a Hierarchical Wireless Network
patent-application, December 2009

Jaim, Praval; Aggarwal, Prashant
US Patent Application 12/176681; 20090310544
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20090310544

Message Flow Control in a Multi-Node Computer System
patent-application, December 2009

Barsness, Eric L.; Darrington, David L.; Peters, Amanda
US Patent Application 12/144783; 20090319621
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20090319621

Performing An All-To-All Data Exchange On A Plurality Of Data Buffers By Performing Swap Operations
patent-application, January 2010

Archer, Charles J.; Peters, Amanda E.; Smith, Brian E.
US Patent Application 12/176816; 20100017420
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20100017420

Providing Improved Message Handling Performance in Computer Systems Utilizing Shared Network Devices
patent-application, January 2010

Mundy, Michael Basil
US Patent Application 12/239966; 20100082788
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20100082788

System-On-A-Chip Having an Array of Programmable Processing Elements Linked By an On-Chip Network with Distributed On-Chip Shared Memory and External Shared Memory
patent-application, July 2010

Heddes, Marco; Ravasi, Masssimo; Malik, Rakesh Kumar
US Patent Application 12/639325; 20100191911
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20100191911

Executing a Gather Operation on a Parallel Computer
patent-application, October 2010

Archer, Charles J.; Ratterman, Joseph D.
US Patent Application 11/754740; 20100274997
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20100274997

Recording A Communication Pattern and Replaying Messages in a Parallel Computing System
patent-application, January 2011

Heidelberger, Philip; Kumar, Sameer
US Patent Application 12/500715; 20110010471
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20110010471

Distributed Symmetric Multiprocessing Computing Architecture
patent-application, May 2011

Anderson, Richard S.
US Patent Application 12/946626; 20110125974
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20110125974

Adaptive Address Mapping with Dynamic Runtime Memory Mapping Selection
patent-application, June 2011

Schafer, Andre; Gries, Matthias
US Patent Application 12/646248; 20110153908
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20110153908

Performing A Scatterv Operation On A Hierarchical Tree Network Optimized For Collective Operations
patent-application, September 2011

Archer, Charles J.; Blocksome, Michael A.; Ratterman, Joseph D.
US Patent Application 12/748594; 20110238950
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20110238950

Performing A Local Reduction Operation On A Parallel Computer
patent-application, October 2011

Blocksome, Michael A.; Faraj, Daniel A.
US Patent Application 12/760020; 20110258245
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20110258245

Monitoring operating parameters in a distributed computing system with active messages
patent-application, November 2011

Archer, Charles J.; Carey, James E.; Markland, Matthew W.
US Patent Application 12/770187; 20110267197
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20110267197

Optimizing Collective Operations
patent-application, November 2011

Archer, Charles J.; Carey, James E.; Markland, Matthew W.
US Patent Application 12/770286; 20110270986
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20110270986

Effecting Hardware Acceleration Of Broadcast Operations In A Parallel Computer
patent-application, November 2011

Archer, Charles J.; Blocksome, Michael A.; Ratterman, Joseph D.
US Patent Application 12/782791; 20110289177
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20110289177

Performing A Deterministic Reduction Operation In A Parallel Computer
patent-application, December 2011

Archer, Charles J.; Blocksome, Michael A.; Ratterman, Joseph D.
US Patent Application 12/789986; 20110296137
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20110296137

Performing A Deterministic Reduction Operation In A Parallel Computer
patent-application, December 2011

Archer, Charles J.; Blocksome, Michael A.; Ratterman, Joseph D.
US Patent Application 12/790037; 20110296139
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20110296139

Send-Side Matching Of Data Communications Messages
patent-application, March 2012

Archer, Charles J.; Blocksome, Michael A.; Ratterman, Joseph D.
US Patent Application 12/881863; 20120066284
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20120066284

Processing Data Communications Events In A Parallel Active Messaging Interface Of A Parallel Computer
patent-application, May 2012

Archer, Charles J.; Blocksome, Michael A.; Ratterman, Joseph D.
US Patent Application 12/943105; 20120117361
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20120117361

Performing An Allreduce Operation Using Shared Memory
patent-application, July 2012

Archer, Charles J.; Dozsa, Gabor; Ratterman, Joseph D.
US Patent Application 13/427057; 20120179881
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20120179881

Consolidated Information Retrieval Results
patent-application, August 2012

Jensen, Lee Samuel
US Patent Application 13/422245; 20120197882
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20120197882

Performing An All-To-All Data Exchange On A Plurality Of Data Buffers By Performing Swap Operations
patent-application, August 2012

Archer, Charles J.; Peters, Amanda E.; Smith, Brian E.
US Patent Application 13/459832; 20120216021
URL: https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20120216021

Interleaved all-to-all reliable broadcast on meshes and hypercubes
journal, May 1994

Sunggu Lee, ; Shin, K. G.
IEEE Transactions on Parallel and Distributed Systems, Vol. 5, Issue 5
https://doi.org/10.1109/71.282556

Efficient algorithms for all-to-all communications in multiport message-passing systems
journal, January 1997

Bruck, J.; Kipnis, S.
IEEE Transactions on Parallel and Distributed Systems, Vol. 8, Issue 11
https://doi.org/10.1109/71.642949

Optimization of MPI Collectives on Clusters of Large-Scale SMP's
conference, January 1999

Sistare, Steve; vande Vaart, Rolf; Loh, Eugene
SC Conference
https://doi.org/10.1109/SC.1999.10010

Building packet buffers using interleaved memories
conference, January 2005

Shrimali, G.; McKeown, N.
HPSR. 2005 Workshop on High Performance Switching and Routing, 2005.
https://doi.org/10.1109/HPSR.2005.1503183

Similar Records in DOE Patents and OSTI.GOV collections:

Performing a local barrier operation

Patent Archer, Charles J; Blocksome, Michael A; Ratterman, Joseph D; ...

Performing a local barrier operation with parallel tasks executing on a compute node including, for each task: retrieving a present value of a counter; calculating, in dependence upon the present value of the counter and a total number of tasks performing the local barrier operation, a base value of the counter, the base value representing the counter's value prior to any task joining the local barrier; calculating, in dependence upon the base value and the total number of tasks performing the local barrier operation, a target value, the target value representing the counter's value when all tasks have joined themore » « less
Full Text Available
Performing a global barrier operation in a parallel computer

Patent Archer, Charles J; Blocksome, Michael A; Ratterman, Joseph D; ...

Executing computing tasks on a parallel computer that includes compute nodes coupled for data communications, where each compute node executes tasks, with one task on each compute node designated as a master task, including: for each task on each compute node until all master tasks have joined a global barrier: determining whether the task is a master task; if the task is not a master task, joining a single local barrier; if the task is a master task, joining the global barrier and the single local barrier only after all other tasks on the compute node have joined the singlemore » local barrier. « less
Full Text Available
Performing a local reduction operation on a parallel computer

Patent Blocksome, Michael A.; Faraj, Daniel A.

A parallel computer including compute nodes, each including two reduction processing cores, a network write processing core, and a network read processing core, each processing core assigned an input buffer. Copying, in interleaved chunks by the reduction processing cores, contents of the reduction processing cores' input buffers to an interleaved buffer in shared memory; copying, by one of the reduction processing cores, contents of the network write processing core's input buffer to shared memory; copying, by another of the reduction processing cores, contents of the network read processing core's input buffer to shared memory; and locally reducing in parallel bymore » « less
Full Text Available
Performing a local reduction operation on a parallel computer

Patent Blocksome, Michael A; Faraj, Daniel A

A parallel computer including compute nodes, each including two reduction processing cores, a network write processing core, and a network read processing core, each processing core assigned an input buffer. Copying, in interleaved chunks by the reduction processing cores, contents of the reduction processing cores' input buffers to an interleaved buffer in shared memory; copying, by one of the reduction processing cores, contents of the network write processing core's input buffer to shared memory; copying, by another of the reduction processing cores, contents of the network read processing core's input buffer to shared memory; and locally reducing in parallel bymore » « less
Full Text Available
Determining when a set of compute nodes participating in a barrier operation on a parallel computer are ready to exit the barrier operation

Patent Blocksome, Michael A [Rochester, MN]

Methods, apparatus, and products are disclosed for determining when a set of compute nodes participating in a barrier operation on a parallel computer are ready to exit the barrier operation that includes, for each compute node in the set: initializing a barrier counter with no counter underflow interrupt; configuring, upon entering the barrier operation, the barrier counter with a value in dependence upon a number of compute nodes in the set; broadcasting, by a DMA engine on the compute node to each of the other compute nodes upon entering the barrier operation, a barrier control packet; receiving, by the DMAmore » « less
Full Text Available

Similar Records

Title: Performing a local barrier operation

Abstract

Citation Formats

Method and apparatus for the connection of a closed ring through a telephone exchange patent, December 1987

Object oriented message passing system and method patent, December 1996

Message transfer system and method for parallel computer with message transfers being scheduled by skew and roll functions to avoid bottlenecks patent, April 1997

Multicomputer memory access architecture patent, February 1998

Method of optimizing recognition of collective data movement in a parallel distributed system patent, October 1998

Data gathering/scattering system for a plurality of processors in a parallel computer patent, November 1998

Method and apparatus for controlling (N+I) I/O channels with (N) data managers in a homogenous software programmable environment patent, January 1999

Intelligent batching of distributed messages patent, February 1999

Adaptive congestion control mechanism for modular computer networks patent, September 1999

SMP clusters with remote resource managers for distributing work to other clusters while reducing bus traffic to a minimum patent, March 2000

Parallel processing method and system using a lazy parallel data type to reduce inter-processor communication patent, April 2001

Dynamic load balancing among processors in a parallel computer patent, September 2001

Method for performing alltoall communication in parallel computers patent, December 2001

Implementing locks in a distributed processing system patent, October 2002

Method and apparatus for wire speed IP multicast forwarding patent, June 2004

System and method for configuration, management, and monitoring of a computer network using inheritance patent, December 2004

Video output controller and video card patent, July 2005

Hyperbolic tree space display of computer system monitoring and analysis data patent, November 2006

Reliable datagram transport service patent, January 2007

Hierarchical tree-based protection scheme for mesh networks patent, April 2007

Phased upgrade of a computing environment patent, August 2007

Method and apparatus for suspending execution of a thread until a specified memory access occurs patent, April 2008

Massively parallel supercomputer patent, June 2009

Synchronizing access to global resources patent, August 2009

Implementing locks in a distributed processing system patent, December 2009

Memory control device patent, April 2010

Method and apparatus for stacked address, bus to memory data transfer patent, June 2010

Hierarchical tree-based protection scheme for mesh networks patent, August 2010

Computer hardware fault administration patent, September 2010

Dynamic multipoint tree rearrangement patent, October 2010

Cross-layer design techniques for interference-aware routing configuration in wireless mesh networks patent, May 2011

Efficient content authentication in peer-to-peer networks patent, July 2011

Performing an allreduce operation using shared memory patent, April 2012

Apparatus and methods for connecting modules using remote switching patent-application, February 2002

Multi-use data access descriptor patent-application, October 2002

Synchronization objects for multi-computer systems patent-application, February 2003

Arithmetic functions in torus and tree networks patent-application, April 2004

Virtual private networks within a packet network having a mesh topology patent-application, May 2005

Method and apparatus for managing an event processing system patent-application, July 2006

Fast and memory protected asynchronous message scheme in a multi-process and multi-thread environment patent-application, August 2006

Method, system and program product for communicating among processes in a symmetric multi-processing cluster environment patent-application, July 2007

Programming a Multi-processor System patent-application, September 2007

Executing an Allgather Operation with an Alltoallv Operation in a Parallel Computer patent-application, January 2008

Remote DMA systems and methods for supporting synchronization of distributed processes in a multi-processor system using collective operations patent-application, May 2008

Integrated Development Environment with Object-Oriented GUI Rendering Feature patent-application, October 2008

Executing a Scatter Operation on a Parallel Computer patent-application, October 2008

Parallel-Prefix Broadcast for a Parallel-Prefix Operation on a Parallel Computer patent-application, October 2008

Signaling Completion of a Message Transfer from an Origin Compute Node to a Target Compute Node patent-application, November 2008

Interprocess Resource-Based Dynamic Scheduling System and Method patent-application, November 2008

Performing an Allreduce Operation Using Shared Memory patent-application, December 2008

Direct Memory Access ('DMA') Engine Assisted Local Reduction patent-application, January 2009

Non-Volatile Memory And Method With Non-Sequential Update Block Management patent-application, January 2009

Fault Tolerant Self-Optimizing Multi-Processor System and Method Thereof patent-application, January 2009

Database Retrieval with a Non-Unique Key on a Parallel Computer System patent-application, February 2009

Effecting a Broadcast with an Allreduce Operation on a Parallel Computer patent-application, February 2009

Determining When a Set of Compute Nodes Participating in a Barrier Operation on a Parallel Computer are Ready to Exit the Barrier Operation patent-application, February 2009

Executing an Allgather Operation on a Parallel Computer patent-application, February 2009

Query Execution and Optimization Utilizing a Combining Network in a Parallel Computer System patent-application, February 2009

Line-Plane Broadcasting in a Data Communications Network of a Parallel Computer patent-application, February 2009

Line-Plane Broadcasting in a Data Communications Network of a Parallel Computer patent-application, February 2009

System and Method for Providing a Fully Non-Blocking Switch in a Supernode of a Multi-Tiered Full-Graph Interconnect Architecture patent-application, March 2009

Mechanism For Process Migration On A Massively Parallel Computer patent-application, March 2009

Broadcasting A Message In A Parallel Computer patent-application, September 2009

Broadcasting Collective Operation Contributions Throughout A Parallel Computer patent-application, September 2009

Broadcasting A Message In A Parallel Computer patent-application, October 2009

Collecting and Aggregating Data Using Distributed Resources patent-application, October 2009

Novel Massively Parallel Supercomputer patent-application, October 2009

Performing An Allreduce Operation On A Plurality Of Compute Nodes Of A Parallel Computer patent-application, November 2009

Performing An Allreduce Operation On A Plurality Of Compute Nodes Of A Parallel Computer patent-application, December 2009

Method and System for Increasing Throughput in a Hierarchical Wireless Network patent-application, December 2009

Message Flow Control in a Multi-Node Computer System patent-application, December 2009

Performing An All-To-All Data Exchange On A Plurality Of Data Buffers By Performing Swap Operations patent-application, January 2010

Providing Improved Message Handling Performance in Computer Systems Utilizing Shared Network Devices patent-application, January 2010

System-On-A-Chip Having an Array of Programmable Processing Elements Linked By an On-Chip Network with Distributed On-Chip Shared Memory and External Shared Memory patent-application, July 2010

Executing a Gather Operation on a Parallel Computer patent-application, October 2010

Recording A Communication Pattern and Replaying Messages in a Parallel Computing System patent-application, January 2011

Distributed Symmetric Multiprocessing Computing Architecture patent-application, May 2011

Method and apparatus for the connection of a closed ring through a telephone exchange
patent, December 1987

Object oriented message passing system and method
patent, December 1996

Message transfer system and method for parallel computer with message transfers being scheduled by skew and roll functions to avoid bottlenecks
patent, April 1997

Multicomputer memory access architecture
patent, February 1998

Method of optimizing recognition of collective data movement in a parallel distributed system
patent, October 1998

Data gathering/scattering system for a plurality of processors in a parallel computer
patent, November 1998

Method and apparatus for controlling (N+I) I/O channels with (N) data managers in a homogenous software programmable environment
patent, January 1999

Intelligent batching of distributed messages
patent, February 1999

Adaptive congestion control mechanism for modular computer networks
patent, September 1999

SMP clusters with remote resource managers for distributing work to other clusters while reducing bus traffic to a minimum
patent, March 2000

Parallel processing method and system using a lazy parallel data type to reduce inter-processor communication
patent, April 2001

Dynamic load balancing among processors in a parallel computer
patent, September 2001

Method for performing alltoall communication in parallel computers
patent, December 2001

Implementing locks in a distributed processing system
patent, October 2002

Method and apparatus for wire speed IP multicast forwarding
patent, June 2004

System and method for configuration, management, and monitoring of a computer network using inheritance
patent, December 2004

Video output controller and video card
patent, July 2005

Hyperbolic tree space display of computer system monitoring and analysis data
patent, November 2006

Reliable datagram transport service
patent, January 2007

Hierarchical tree-based protection scheme for mesh networks
patent, April 2007

Phased upgrade of a computing environment
patent, August 2007

Method and apparatus for suspending execution of a thread until a specified memory access occurs
patent, April 2008

Massively parallel supercomputer
patent, June 2009

Synchronizing access to global resources
patent, August 2009

Implementing locks in a distributed processing system
patent, December 2009

Memory control device
patent, April 2010

Method and apparatus for stacked address, bus to memory data transfer
patent, June 2010

Hierarchical tree-based protection scheme for mesh networks
patent, August 2010

Computer hardware fault administration
patent, September 2010

Dynamic multipoint tree rearrangement
patent, October 2010

Cross-layer design techniques for interference-aware routing configuration in wireless mesh networks
patent, May 2011

Efficient content authentication in peer-to-peer networks
patent, July 2011

Performing an allreduce operation using shared memory
patent, April 2012

Apparatus and methods for connecting modules using remote switching
patent-application, February 2002

Multi-use data access descriptor
patent-application, October 2002

Synchronization objects for multi-computer systems
patent-application, February 2003

Arithmetic functions in torus and tree networks
patent-application, April 2004

Virtual private networks within a packet network having a mesh topology
patent-application, May 2005

Method and apparatus for managing an event processing system
patent-application, July 2006

Fast and memory protected asynchronous message scheme in a multi-process and multi-thread environment
patent-application, August 2006

Method, system and program product for communicating among processes in a symmetric multi-processing cluster environment
patent-application, July 2007

Programming a Multi-processor System
patent-application, September 2007

Executing an Allgather Operation with an Alltoallv Operation in a Parallel Computer
patent-application, January 2008

Remote DMA systems and methods for supporting synchronization of distributed processes in a multi-processor system using collective operations
patent-application, May 2008

Integrated Development Environment with Object-Oriented GUI Rendering Feature
patent-application, October 2008

Executing a Scatter Operation on a Parallel Computer
patent-application, October 2008

Parallel-Prefix Broadcast for a Parallel-Prefix Operation on a Parallel Computer
patent-application, October 2008

Signaling Completion of a Message Transfer from an Origin Compute Node to a Target Compute Node
patent-application, November 2008

Interprocess Resource-Based Dynamic Scheduling System and Method
patent-application, November 2008

Performing an Allreduce Operation Using Shared Memory
patent-application, December 2008

Direct Memory Access ('DMA') Engine Assisted Local Reduction
patent-application, January 2009

Non-Volatile Memory And Method With Non-Sequential Update Block Management
patent-application, January 2009

Fault Tolerant Self-Optimizing Multi-Processor System and Method Thereof
patent-application, January 2009

Database Retrieval with a Non-Unique Key on a Parallel Computer System
patent-application, February 2009

Effecting a Broadcast with an Allreduce Operation on a Parallel Computer
patent-application, February 2009

Determining When a Set of Compute Nodes Participating in a Barrier Operation on a Parallel Computer are Ready to Exit the Barrier Operation
patent-application, February 2009

Executing an Allgather Operation on a Parallel Computer
patent-application, February 2009

Query Execution and Optimization Utilizing a Combining Network in a Parallel Computer System
patent-application, February 2009

Line-Plane Broadcasting in a Data Communications Network of a Parallel Computer
patent-application, February 2009

Line-Plane Broadcasting in a Data Communications Network of a Parallel Computer
patent-application, February 2009

System and Method for Providing a Fully Non-Blocking Switch in a Supernode of a Multi-Tiered Full-Graph Interconnect Architecture
patent-application, March 2009

Mechanism For Process Migration On A Massively Parallel Computer
patent-application, March 2009

Broadcasting A Message In A Parallel Computer
patent-application, September 2009

Broadcasting Collective Operation Contributions Throughout A Parallel Computer
patent-application, September 2009

Broadcasting A Message In A Parallel Computer
patent-application, October 2009

Collecting and Aggregating Data Using Distributed Resources
patent-application, October 2009

Novel Massively Parallel Supercomputer
patent-application, October 2009

Performing An Allreduce Operation On A Plurality Of Compute Nodes Of A Parallel Computer
patent-application, November 2009

Performing An Allreduce Operation On A Plurality Of Compute Nodes Of A Parallel Computer
patent-application, December 2009

Method and System for Increasing Throughput in a Hierarchical Wireless Network
patent-application, December 2009

Message Flow Control in a Multi-Node Computer System
patent-application, December 2009

Performing An All-To-All Data Exchange On A Plurality Of Data Buffers By Performing Swap Operations
patent-application, January 2010

Providing Improved Message Handling Performance in Computer Systems Utilizing Shared Network Devices
patent-application, January 2010

System-On-A-Chip Having an Array of Programmable Processing Elements Linked By an On-Chip Network with Distributed On-Chip Shared Memory and External Shared Memory
patent-application, July 2010

Executing a Gather Operation on a Parallel Computer
patent-application, October 2010

Recording A Communication Pattern and Replaying Messages in a Parallel Computing System
patent-application, January 2011

Distributed Symmetric Multiprocessing Computing Architecture
patent-application, May 2011

Adaptive Address Mapping with Dynamic Runtime Memory Mapping Selection
patent-application, June 2011

Performing A Scatterv Operation On A Hierarchical Tree Network Optimized For Collective Operations
patent-application, September 2011

Performing A Local Reduction Operation On A Parallel Computer
patent-application, October 2011