Method and structure for cache aware transposition via rectangular subsections

Gustavson, Fred Gehrung; Gunnels, John A

Title: Method and structure for cache aware transposition via rectangular subsections

Full Record
Other Related Research

Abstract

A method and structure for transposing a rectangular matrix A in a computer includes subdividing the rectangular matrix A into one or more square submatrices and executing an in-place transposition for each of the square submatrices A.sub.ij.

Inventors:: Gustavson, Fred Gehrung; Gunnels, John A

Issue Date:: 2014-02-04

Research Org.:: International Business Machines Corp., Armonk, NY (United States)

Sponsoring Org.:: USDOE

OSTI Identifier:: 1118260

Patent Number(s):: 8645447

Application Number:: 11/035,933

Assignee:: International Business Machines Corporation (Armonk, NY)

Patent Classifications (CPCs):: G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING

Show more

G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
G06F7/78 - for changing the order of data flow, e.g. matrix transposition, LIFO buffers

Show less

DOE Contract Number:: B517552

Resource Type:: Patent

Resource Relation:: Patent File Date: 2005 Jan 14

Country of Publication:: United States

Language:: English

Subject:: 97 MATHEMATICS AND COMPUTING

Citation Formats


                    Gustavson, Fred Gehrung, and Gunnels, John A. Method and structure for cache aware transposition via rectangular subsections.  United States: N. p., 2014. 
        Web.

Copy to clipboard


                    Gustavson, Fred Gehrung, & Gunnels, John A. Method and structure for cache aware transposition via rectangular subsections.  United States.

Copy to clipboard


                    Gustavson, Fred Gehrung, and Gunnels, John A. Tue .  
        "Method and structure for cache aware transposition via rectangular subsections".  United States.  https://www.osti.gov/servlets/purl/1118260.

Copy to clipboard


                    
@article{osti_1118260,

  title        = {Method and structure for cache aware transposition via rectangular subsections},

  author       = {Gustavson, Fred Gehrung and Gunnels, John A},

  abstractNote = {A method and structure for transposing a rectangular matrix A in a computer includes subdividing the rectangular matrix A into one or more square submatrices and executing an in-place transposition for each of the square submatrices A.sub.ij.},

  doi          = {},

  journal      = {},
number       = ,

  volume       = ,

  place        = {United States},

  year         = {2014},

  month        = {2}

}

Copy to clipboard

Patent:

Save / Share:

Export Metadata

Save to My Library

Similar Records in DOE Patents and OSTI.GOV collections:

Device and method for cache utilization aware data compression

Patent Das, Shomit N.; Punniyamurthy, Kishore; Tomei, Matthew; ...

A processing device is provided which includes memory and at least one processor. The memory includes main memory and cache memory in communication with the main memory via a link. The at least one processor is configured to receive a request for a cache line and read the cache line from main memory. The at least one processor is also configured to compress the cache line according to a compression algorithm and, when the compressed cache line includes at least one byte predicted not to be accessed, drop the at least one byte from the compressed cache line based onmore » « less
Full Text Available
Locality-aware and sharing-aware cache coherence for collections of processors

Patent Farmahini Farahani, Amin; Jayasena, Nuwan

A cache coherence technique for operating a multi-processor system including shared memory includes allocating a cache line of a cache memory of a processor to a memory address in the shared memory in response to execution of an instruction of a program executing on the processor. The technique includes encoding a shared information state of the cache line to indicate whether the memory address is a shared memory address shared by the processor and a second processor, or a private memory address private to the processor, in response to whether the instruction is included in a critical section of themore » « less
Full Text Available
Network-aware cache coherence protocol enhancement

Patent Roberts, David A.; Fatehi, Ehsan

A non-uniform memory access system includes several nodes that each have one or more processors, caches, local main memory, and a local bus that connects a node's processor(s) to its memory. The nodes are coupled to one another over a collection of point-to-point interconnects, thereby permitting processors in one node to access data stored in another node. Memory access time for remote memory takes longer than local memory because remote memory accesses have to travel across a communications network to arrive at the requesting processor. In some embodiments, inter-cache and main-memory-to-cache latencies are measured to determine whether it would bemore » « less
Full Text Available
Constant time worker thread allocation via configuration caching

Patent Eichenberger, Alexandre E; O'Brien, John K. P.

Mechanisms are provided for allocating threads for execution of a parallel region of code. A request for allocation of worker threads to execute the parallel region of code is received from a master thread. Cached thread allocation information identifying prior thread allocations that have been performed for the master thread are accessed. Worker threads are allocated to the master thread based on the cached thread allocation information. The parallel region of code is executed using the allocated worker threads.
Full Text Available
System, method, and computer program product for warming a cache for a task launch

Patent Ricketts, Scott; Wang, Nicholas; Gadre, Shirish; ...

A system, method, and computer program product for warming a cache for a task launch is described. The method includes the steps of receiving a task data structure that defines a processing task, extracting information stored in a cache warming field of the task data structure, and, prior to executing the processing task, generating a cache warming instruction that is configured to load one or more entries of a cache storage with data fetched from a memory.
Full Text Available

Similar Records