Using DMA for copying performance counter data to memory

Title: Using DMA for copying performance counter data to memory

Full Record
Other Related Research

Abstract

A device for copying performance counter data includes hardware path that connects a direct memory access (DMA) unit to a plurality of hardware performance counters and a memory device. Software prepares an injection packet for the DMA unit to perform copying, while the software can perform other tasks. In one aspect, the software that prepares the injection packet runs on a processing core other than the core that gathers the hardware performance data.

Inventors:: Gara, Alan; Salapura, Valentina; Wisniewski, Robert W

Issue Date:: 2013-12-31

Research Org.:: International Business Machines Corporation, Armonk, NY, USA

Sponsoring Org.:: USDOE

OSTI Identifier:: 1113227

Patent Number(s):: 8,621,167

Application Number:: 13/446,467

Assignee:: International Business Machines Corporation (Armonk, NY)

DOE Contract Number:: B554331

Resource Type:: Patent

Country of Publication:: United States

Language:: English

Subject:: 97 MATHEMATICS AND COMPUTING

Citation Formats


                    Gara, Alan, Salapura, Valentina, and Wisniewski, Robert W. Using DMA for copying performance counter data to memory.  United States: N. p., 2013. 
        Web.

Copy to clipboard


                    Gara, Alan, Salapura, Valentina, & Wisniewski, Robert W. Using DMA for copying performance counter data to memory.  United States.

Copy to clipboard


                    Gara, Alan, Salapura, Valentina, and Wisniewski, Robert W. Tue .  
        "Using DMA for copying performance counter data to memory".  United States.  https://www.osti.gov/servlets/purl/1113227.

Copy to clipboard


                    
@article{osti_1113227,

  title        = {Using DMA for copying performance counter data to memory},

  author       = {Gara, Alan and Salapura, Valentina and Wisniewski, Robert W},

  abstractNote = {A device for copying performance counter data includes hardware path that connects a direct memory access (DMA) unit to a plurality of hardware performance counters and a memory device. Software prepares an injection packet for the DMA unit to perform copying, while the software can perform other tasks. In one aspect, the software that prepares the injection packet runs on a processing core other than the core that gathers the hardware performance data.},

  doi          = {},

  journal      = {},
number       = ,

  volume       = ,

  place        = {United States},

  year         = {2013},

  month        = {12}

}

Copy to clipboard

Patent:

View Patent

Save / Share:

Export Metadata

Save to My Library

Similar Records in DOE Patents and OSTI.GOV collections:

Distributed trace using central performance counter memory

Patent Satterfield, David L; Sexton, James C

A plurality of processing cores, are central storage unit having at least memory connected in a daisy chain manner, forming a daisy chain ring layout on an integrated chip. At least one of the plurality of processing cores places trace data on the daisy chain connection for transmitting the trace data to the central storage unit, and the central storage unit detects the trace data and stores the trace data in the memory co-located in with the central storage unit.
Full Text Available
Distributed trace using central performance counter memory

Patent Satterfield, David L.; Sexton, James C.

A plurality of processing cores, are central storage unit having at least memory connected in a daisy chain manner, forming a daisy chain ring layout on an integrated chip. At least one of the plurality of processing cores places trace data on the daisy chain connection for transmitting the trace data to the central storage unit, and the central storage unit detects the trace data and stores the trace data in the memory co-located in with the central storage unit.
Full Text Available
Message passing with a limited number of DMA byte counters

Patent Blocksome, Michael [Rochester, MN]; Chen, Dong [Croton on Hudson, NY]; Giampapa, Mark E [Irvington, NY]; ...

A method for passing messages in a parallel computer system constructed as a plurality of compute nodes interconnected as a network where each compute node includes a DMA engine but includes only a limited number of byte counters for tracking a number of bytes that are sent or received by the DMA engine, where the byte counters may be used in shared counter or exclusive counter modes of operation. The method includes using rendezvous protocol, a source compute node deterministically sending a request to send (RTS) message with a single RTS descriptor using an exclusive injection counter to track bothmore »« less
Full Text Available
Optimized collectives using a DMA on a parallel computer

Patent Chen, Dong [Croton On Hudson, NY]; Gabor, Dozsa [Ardsley, NY]; Giampapa, Mark E. [Irvington, NY]; ...

Optimizing collective operations using direct memory access controller on a parallel computer, in one aspect, may comprise establishing a byte counter associated with a direct memory access controller for each submessage in a message. The byte counter includes at least a base address of memory and a byte count associated with a submessage. A byte counter associated with a submessage is monitored to determine whether at least a block of data of the submessage has been received. The block of data has a predetermined size, for example, a number of bytes. The block is processed when the block has beenmore »« less
Full Text Available
Message communications of particular message types between compute nodes using DMA shadow buffers

Patent Blocksome, Michael A [Rochester, MN]; Parker, Jeffrey J [Rochester, MN]

Message communications of particular message types between compute nodes using DMA shadow buffers includes: receiving a buffer identifier specifying an application buffer having a message of a particular type for transmission to a target compute node through a network; selecting one of a plurality of shadow buffers for a DMA engine on the compute node for storing the message, each shadow buffer corresponding to a slot of an injection FIFO buffer maintained by the DMA engine; storing the message in the selected shadow buffer; creating a data descriptor for the message stored in the selected shadow buffer; injecting the datamore »« less
Full Text Available

Similar Records