Using DMA for copying performance counter data to memory

Gara, Alan; Salapura, Valentina; Wisniewski, Robert W

Title: Using DMA for copying performance counter data to memory

Abstract

A device for copying performance counter data includes hardware path that connects a direct memory access (DMA) unit to a plurality of hardware performance counters and a memory device. Software prepares an injection packet for the DMA unit to perform copying, while the software can perform other tasks. In one aspect, the software that prepares the injection packet runs on a processing core other than the core that gathers the hardware performance data.

Inventors:: Gara, Alan; Salapura, Valentina; Wisniewski, Robert W

Issue Date:: 2013-12-31

Research Org.:: International Business Machines Corp., Armonk, NY (United States)

Sponsoring Org.:: USDOE

OSTI Identifier:: 1113227

Patent Number(s):: 8621167

Application Number:: 13/446,467

Assignee:: International Business Machines Corporation (Armonk, NY)

Patent Classifications (CPCs):: G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING

Show more

G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
G06F11/34 - Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation {
G06F2201/88 - Monitoring involving counting
G06F13/28 - using burst mode transfer, e.g. direct memory access {DMA}, cycle steal

Show less

DOE Contract Number:: B554331

Resource Type:: Patent

Country of Publication:: United States

Language:: English

Subject:: 97 MATHEMATICS AND COMPUTING

Citation Formats


                    Gara, Alan, Salapura, Valentina, and Wisniewski, Robert W. Using DMA for copying performance counter data to memory.  United States: N. p., 2013. 
        Web.

Copy to clipboard


                    Gara, Alan, Salapura, Valentina, & Wisniewski, Robert W. Using DMA for copying performance counter data to memory.  United States.

Copy to clipboard


                    Gara, Alan, Salapura, Valentina, and Wisniewski, Robert W. Tue .  
        "Using DMA for copying performance counter data to memory".  United States.  https://www.osti.gov/servlets/purl/1113227.

Copy to clipboard


                    
@article{osti_1113227,

  title        = {Using DMA for copying performance counter data to memory},

  author       = {Gara, Alan and Salapura, Valentina and Wisniewski, Robert W},

  abstractNote = {A device for copying performance counter data includes hardware path that connects a direct memory access (DMA) unit to a plurality of hardware performance counters and a memory device. Software prepares an injection packet for the DMA unit to perform copying, while the software can perform other tasks. In one aspect, the software that prepares the injection packet runs on a processing core other than the core that gathers the hardware performance data.},

  doi          = {},

  journal      = {},
number       = ,

  volume       = ,

  place        = {United States},

  year         = {2013},

  month        = {12}

}

Copy to clipboard

Patent:

Save / Share:

Export Metadata

Save to My Library

Works referenced in this record:

Afterburner (network-independent card for protocols)
journal, July 1993

Dalton, C.; Watson, G.; Banks, D.
IEEE Network, Vol. 7, Issue 4
https://doi.org/10.1109/65.224054

A Portable Programming Interface for Performance Evaluation on Modern Processors
journal, August 2000

Browne, S.; Dongarra, J.; Garner, N.
The International Journal of High Performance Computing Applications, Vol. 14, Issue 3
https://doi.org/10.1177/109434200001400303

Instruction-level characterization of scientific computing applications using hardware performance counters
conference, January 1999

Yong Luo, ; Cameron, K. W.
Workload Characterization: Methodology and Case Studies. Based on the First Workshop on Workload Characterization
https://doi.org/10.1109/WWC.1998.809368

Similar Records in DOE Patents and OSTI.GOV collections:

Distributed trace using central performance counter memory

Patent Satterfield, David L.; Sexton, James C.

A plurality of processing cores, are central storage unit having at least memory connected in a daisy chain manner, forming a daisy chain ring layout on an integrated chip. At least one of the plurality of processing cores places trace data on the daisy chain connection for transmitting the trace data to the central storage unit, and the central storage unit detects the trace data and stores the trace data in the memory co-located in with the central storage unit.
Full Text Available
Distributed trace using central performance counter memory

Patent Satterfield, David L.; Sexton, James C.

A plurality of processing cores, are central storage unit having at least memory connected in a daisy chain manner, forming a daisy chain ring layout on an integrated chip. At least one of the plurality of processing cores places trace data on the daisy chain connection for transmitting the trace data to the central storage unit, and the central storage unit detects the trace data and stores the trace data in the memory co-located in with the central storage unit.
Full Text Available
Message passing with a limited number of DMA byte counters

Patent Blocksome, Michael [Rochester, MN]; Chen, Dong [Croton on Hudson, NY]; Giampapa, Mark E [Irvington, NY]; ...

A method for passing messages in a parallel computer system constructed as a plurality of compute nodes interconnected as a network where each compute node includes a DMA engine but includes only a limited number of byte counters for tracking a number of bytes that are sent or received by the DMA engine, where the byte counters may be used in shared counter or exclusive counter modes of operation. The method includes using rendezvous protocol, a source compute node deterministically sending a request to send (RTS) message with a single RTS descriptor using an exclusive injection counter to track bothmore » « less
Full Text Available
Performing an allreduce operation using shared memory

Patent Archer, Charles J; Dozsa, Gabor; Ratterman, Joseph D; ...

Methods, apparatus, and products are disclosed for performing an allreduce operation using shared memory that include: receiving, by at least one of a plurality of processing cores on a compute node, an instruction to perform an allreduce operation; establishing, by the core that received the instruction, a job status object for specifying a plurality of shared memory allreduce work units, the plurality of shared memory allreduce work units together performing the allreduce operation on the compute node; determining, by an available core on the compute node, a next shared memory allreduce work unit in the job status object; and performing,more » « less
Full Text Available
Performing an allreduce operation using shared memory

Patent Archer, Charles J [Rochester, MN]; Dozsa, Gabor [Ardsley, NY]; Ratterman, Joseph D [Rochester, MN]; ...

Methods, apparatus, and products are disclosed for performing an allreduce operation using shared memory that include: receiving, by at least one of a plurality of processing cores on a compute node, an instruction to perform an allreduce operation; establishing, by the core that received the instruction, a job status object for specifying a plurality of shared memory allreduce work units, the plurality of shared memory allreduce work units together performing the allreduce operation on the compute node; determining, by an available core on the compute node, a next shared memory allreduce work unit in the job status object; and performing,more » « less
Full Text Available

Similar Records

Title: Using DMA for copying performance counter data to memory

Abstract

Citation Formats

Afterburner (network-independent card for protocols) journal, July 1993

A Portable Programming Interface for Performance Evaluation on Modern Processors journal, August 2000

Instruction-level characterization of scientific computing applications using hardware performance counters conference, January 1999

Afterburner (network-independent card for protocols)
journal, July 1993

A Portable Programming Interface for Performance Evaluation on Modern Processors
journal, August 2000

Instruction-level characterization of scientific computing applications using hardware performance counters
conference, January 1999