Multiprocessor system with multiple concurrent modes of execution

Ahn, Daniel; Ceze, Luis H; Chen, Dong; Gara, Alan; Heidelberger, Philip; Ohmacht, Martin

Title: Multiprocessor system with multiple concurrent modes of execution

Full Record
Other Related Research

Abstract

A multiprocessor system supports multiple concurrent modes of speculative execution. Speculation identification numbers (IDs) are allocated to speculative threads from a pool of available numbers. The pool is divided into domains, with each domain being assigned to a mode of speculation. Modes of speculation include TM, TLS, and rollback. Allocation of the IDs is carried out with respect to a central state table and using hardware pointers. The IDs are used for writing different versions of speculative results in different ways of a set in a cache memory.

Inventors:: Ahn, Daniel; Ceze, Luis H; Chen, Dong; Gara, Alan; Heidelberger, Philip; Ohmacht, Martin

Issue Date:: 2013-12-31

Research Org.:: International Business Machines Corporations (Armonk, NY)

Sponsoring Org.:: USDOE

OSTI Identifier:: 1113225

Patent Number(s):: 8621478

Application Number:: 13/008,502

Assignee:: International Business Machines Corporation (Armonk, NY)

Patent Classifications (CPCs):: G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING

Show more

G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
G06F9/524 - {Deadlock detection or avoidance}
G06F12/08 - in hierarchically structured memory systems, e.g. virtual memory systems

Show less

DOE Contract Number:: B554331

Resource Type:: Patent

Country of Publication:: United States

Language:: English

Subject:: 97 MATHEMATICS AND COMPUTING

Citation Formats


                    Ahn, Daniel, Ceze, Luis H, Chen, Dong, Gara, Alan, Heidelberger, Philip, and Ohmacht, Martin. Multiprocessor system with multiple concurrent modes of execution.  United States: N. p., 2013. 
        Web.

Copy to clipboard


                    Ahn, Daniel, Ceze, Luis H, Chen, Dong, Gara, Alan, Heidelberger, Philip, & Ohmacht, Martin. Multiprocessor system with multiple concurrent modes of execution.  United States.

Copy to clipboard


                    Ahn, Daniel, Ceze, Luis H, Chen, Dong, Gara, Alan, Heidelberger, Philip, and Ohmacht, Martin. Tue .  
        "Multiprocessor system with multiple concurrent modes of execution".  United States.  https://www.osti.gov/servlets/purl/1113225.

Copy to clipboard


                    
@article{osti_1113225,

  title        = {Multiprocessor system with multiple concurrent modes of execution},

  author       = {Ahn, Daniel and Ceze, Luis H and Chen, Dong and Gara, Alan and Heidelberger, Philip and Ohmacht, Martin},

  abstractNote = {A multiprocessor system supports multiple concurrent modes of speculative execution. Speculation identification numbers (IDs) are allocated to speculative threads from a pool of available numbers. The pool is divided into domains, with each domain being assigned to a mode of speculation. Modes of speculation include TM, TLS, and rollback. Allocation of the IDs is carried out with respect to a central state table and using hardware pointers. The IDs are used for writing different versions of speculative results in different ways of a set in a cache memory.},

  doi          = {},

  journal      = {},
number       = ,

  volume       = ,

  place        = {United States},

  year         = {2013},

  month        = {12}

}

Copy to clipboard

Patent:

Save / Share:

Export Metadata

Save to My Library

Similar Records in DOE Patents and OSTI.GOV collections:

Multiprocessor system with multiple concurrent modes of execution

Patent Ahn, Daniel; Ceze, Luis H.; Chen, Dong Chen; ...

A multiprocessor system supports multiple concurrent modes of speculative execution. Speculation identification numbers (IDs) are allocated to speculative threads from a pool of available numbers. The pool is divided into domains, with each domain being assigned to a mode of speculation. Modes of speculation include TM, TLS, and rollback. Allocation of the IDs is carried out with respect to a central state table and using hardware pointers. The IDs are used for writing different versions of speculative results in different ways of a set in a cache memory.
Full Text Available
State recovery and lockstep execution restart in a system with multiprocessor pairing

Patent Gara, Alan; Gschwind, Michael K; Salapura, Valentina

System, method and computer program product for a multiprocessing system to offer selective pairing of processor cores for increased processing reliability. A selective pairing facility is provided that selectively connects, i.e., pairs, multiple microprocessor or processor cores to provide one highly reliable thread (or thread group). Each paired microprocessor or processor cores that provide one highly reliable thread for high-reliability connect with a system components such as a memory "nest" (or memory hierarchy), an optional system controller, and optional interrupt controller, optional I/O or peripheral devices, etc. The memory nest is attached to a selective pairing facility via a switchmore » « less
Full Text Available
Evict on write, a management strategy for a prefetch unit and/or first level cache in a multiprocessor system with speculative execution

Patent Gara, Alan; Ohmacht, Martin

In a multiprocessor system with at least two levels of cache, a speculative thread may run on a core processor in parallel with other threads. When the thread seeks to do a write to main memory, this access is to be written through the first level cache to the second level cache. After the write though, the corresponding line is deleted from the first level cache and/or prefetch unit, so that any further accesses to the same location in main memory have to be retrieved from the second level cache. The second level cache keeps track of multiple versions ofmore » « less
Full Text Available
Charging system with galvanic isolation and multiple operating modes

Patent Kajouke, Lateef A.; Perisic, Milun; Ransom, Ray M.

Systems and methods are provided for operating a charging system with galvanic isolation adapted for multiple operating modes. A vehicle charging system comprises a DC interface, an AC interface, a first conversion module coupled to the DC interface, and a second conversion module coupled to the AC interface. An isolation module is coupled between the first conversion module and the second conversion module. The isolation module comprises a transformer and a switching element coupled between the transformer and the second conversion module. The transformer and the switching element are cooperatively configured for a plurality of operating modes, wherein each operatingmore » « less
Full Text Available
Generating and executing programs for a floating point single instruction multiple data instruction set architecture

Patent Gschwind, Michael K

Mechanisms for generating and executing programs for a floating point (FP) only single instruction multiple data (SIMD) instruction set architecture (ISA) are provided. A computer program product comprising a computer recordable medium having a computer readable program recorded thereon is provided. The computer readable program, when executed on a computing device, causes the computing device to receive one or more instructions and execute the one or more instructions using logic in an execution unit of the computing device. The logic implements a floating point (FP) only single instruction multiple data (SIMD) instruction set architecture (ISA), based on data stored inmore » « less
Full Text Available

Similar Records