Reproducibility in a multiprocessor system

Title: Reproducibility in a multiprocessor system

Full Record
Other Related Research

Abstract

Fixing a problem is usually greatly aided if the problem is reproducible. To ensure reproducibility of a multiprocessor system, the following aspects are proposed; a deterministic system start state, a single system clock, phase alignment of clocks in the system, system-wide synchronization events, reproducible execution of system components, deterministic chip interfaces, zero-impact communication with the system, precise stop of the system and a scan of the system state.

Inventors:: Bellofatto, Ralph A; Chen, Dong; Coteus, Paul W; Eisley, Noel A; Gara, Alan; Gooding, Thomas M; Haring, Rudolf A; Heidelberger, Philip; Kopcsay, Gerard V; Liebsch, Thomas A; Ohmacht, Martin; Reed, Don D; Senger, Robert M; Steinmacher-Burow, Burkhard; Sugawara, Yutaka

Issue Date:: 2013-11-26

Research Org.:: Oak Ridge National Lab. (ORNL), Oak Ridge, TN (United States)

Sponsoring Org.:: USDOE

OSTI Identifier:: 1108971

Patent Number(s):: 8595554

Application Number:: 12/774,475

Assignee:: International Business Machines Corporation (Armonk, NY)

Patent Classifications (CPCs):: G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING

Show more

G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
G06F11/2242 - {in multi-processor systems, e.g. one processor becoming the test master
G06F1/10 - Distribution of clock signals {, e.g. skew}

Show less

DOE Contract Number:: B554331

Resource Type:: Patent

Country of Publication:: United States

Language:: English

Subject:: 97 MATHEMATICS AND COMPUTING

Citation Formats


                    Bellofatto, Ralph A, Chen, Dong, Coteus, Paul W, Eisley, Noel A, Gara, Alan, Gooding, Thomas M, Haring, Rudolf A, Heidelberger, Philip, Kopcsay, Gerard V, Liebsch, Thomas A, Ohmacht, Martin, Reed, Don D, Senger, Robert M, Steinmacher-Burow, Burkhard, and Sugawara, Yutaka. Reproducibility in a multiprocessor system.  United States: N. p., 2013. 
        Web.

Copy to clipboard


                    Bellofatto, Ralph A, Chen, Dong, Coteus, Paul W, Eisley, Noel A, Gara, Alan, Gooding, Thomas M, Haring, Rudolf A, Heidelberger, Philip, Kopcsay, Gerard V, Liebsch, Thomas A, Ohmacht, Martin, Reed, Don D, Senger, Robert M, Steinmacher-Burow, Burkhard, & Sugawara, Yutaka. Reproducibility in a multiprocessor system.  United States.

Copy to clipboard


                    Bellofatto, Ralph A, Chen, Dong, Coteus, Paul W, Eisley, Noel A, Gara, Alan, Gooding, Thomas M, Haring, Rudolf A, Heidelberger, Philip, Kopcsay, Gerard V, Liebsch, Thomas A, Ohmacht, Martin, Reed, Don D, Senger, Robert M, Steinmacher-Burow, Burkhard, and Sugawara, Yutaka. Tue .  
        "Reproducibility in a multiprocessor system".  United States.  https://www.osti.gov/servlets/purl/1108971.

Copy to clipboard


                    
@article{osti_1108971,

  title        = {Reproducibility in a multiprocessor system},

  author       = {Bellofatto, Ralph A and Chen, Dong and Coteus, Paul W and Eisley, Noel A and Gara, Alan and Gooding, Thomas M and Haring, Rudolf A and Heidelberger, Philip and Kopcsay, Gerard V and Liebsch, Thomas A and Ohmacht, Martin and Reed, Don D and Senger, Robert M and Steinmacher-Burow, Burkhard and Sugawara, Yutaka},

  abstractNote = {Fixing a problem is usually greatly aided if the problem is reproducible. To ensure reproducibility of a multiprocessor system, the following aspects are proposed; a deterministic system start state, a single system clock, phase alignment of clocks in the system, system-wide synchronization events, reproducible execution of system components, deterministic chip interfaces, zero-impact communication with the system, precise stop of the system and a scan of the system state.},

  doi          = {},

  journal      = {},
number       = ,

  volume       = ,

  place        = {United States},

  year         = {2013},

  month        = {11}

}

Copy to clipboard

Patent:

View Patent

Save / Share:

Export Metadata

Save to My Library

Similar Records in DOE Patents and OSTI.GOV collections:

Shared performance monitor in a multiprocessor system

Patent Chiu, George; Gara, Alan G; Salapura, Valentina

A performance monitoring unit (PMU) and method for monitoring performance of events occurring in a multiprocessor system. The multiprocessor system comprises a plurality of processor devices units, each processor device for generating signals representing occurrences of events in the processor device, and, a single shared counter resource for performance monitoring. The performance monitor unit is shared by all processor cores in the multiprocessor system. The PMU is further programmed to monitor event signals issued from non-processor devices.
Full Text Available
Generation-based memory synchronization in a multiprocessor system with weakly consistent memory accesses

Patent Ohmacht, Martin

In a multiprocessor system, a central memory synchronization module coordinates memory synchronization requests responsive to memory access requests in flight, a generation counter, and a reclaim pointer. The central module communicates via point-to-point communication. The module includes a global OR reduce tree for each memory access requesting device, for detecting memory access requests in flight. An interface unit is implemented associated with each processor requesting synchronization. The interface unit includes multiple generation completion detectors. The generation count and reclaim pointer do not pass one another.
Full Text Available
Reader set encoding for directory of shared cache memory in multiprocessor system

Patent Ahn, Dnaiel; Ceze, Luis H.; Gara, Alan; ...

In a parallel processing system with speculative execution, conflict checking occurs in a directory lookup of a cache memory that is shared by all processors. In each case, the same physical memory address will map to the same set of that cache, no matter which processor originated that access. The directory includes a dynamic reader set encoding, indicating what speculative threads have read a particular line. This reader set encoding is used in conflict checking. A bitset encoding is used to specify particular threads that have read the line.
Full Text Available
Evict on write, a management strategy for a prefetch unit and/or first level cache in a multiprocessor system with speculative execution

Patent Gara, Alan; Ohmacht, Martin

In a multiprocessor system with at least two levels of cache, a speculative thread may run on a core processor in parallel with other threads. When the thread seeks to do a write to main memory, this access is to be written through the first level cache to the second level cache. After the write though, the corresponding line is deleted from the first level cache and/or prefetch unit, so that any further accesses to the same location in main memory have to be retrieved from the second level cache. The second level cache keeps track of multiple versions ofmore »« less
Full Text Available
Scheduler for multiprocessor system switch with selective pairing

Patent Gara, Alan; Gschwind, Michael Karl; Salapura, Valentina

System, method and computer program product for scheduling threads in a multiprocessing system with selective pairing of processor cores for increased processing reliability. A selective pairing facility is provided that selectively connects, i.e., pairs, multiple microprocessor or processor cores to provide one highly reliable thread (or thread group). The method configures the selective pairing facility to use checking provide one highly reliable thread for high-reliability and allocate threads to corresponding processor cores indicating need for hardware checking. The method configures the selective pairing facility to provide multiple independent cores and allocate threads to corresponding processor cores indicating inherent resilience.
Full Text Available

Similar Records