Method of data communications with reduced latency
Abstract
Data communications with reduced latency, including: writing, by a producer, a descriptor and message data into at least two descriptor slots of a descriptor buffer, the descriptor buffer comprising allocated computer memory segmented into descriptor slots, each descriptor slot having a fixed size, the descriptor buffer having a header pointer that identifies a next descriptor slot to be processed by a DMA controller, the descriptor buffer having a tail pointer that identifies a descriptor slot for entry of a next descriptor in the descriptor buffer; recording, by the producer, in the descriptor a value signifying that message data has been written into descriptor slots; and setting, by the producer, in dependence upon the recorded value, a tail pointer to point to a next open descriptor slot.
- Inventors:
- Issue Date:
- Research Org.:
- International Business Machines Corp., Armonk, NY (United States)
- Sponsoring Org.:
- USDOE
- OSTI Identifier:
- 1107795
- Patent Number(s):
- 8578068
- Application Number:
- 12/947,520
- Assignee:
- International Business Machines Corporation (Armonk, NY)
- Patent Classifications (CPCs):
-
G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
- DOE Contract Number:
- B544331
- Resource Type:
- Patent
- Country of Publication:
- United States
- Language:
- English
- Subject:
- 97 MATHEMATICS AND COMPUTING
Citation Formats
Blocksome, Michael A, and Parker, Jeffrey J. Method of data communications with reduced latency. United States: N. p., 2013.
Web.
Blocksome, Michael A, & Parker, Jeffrey J. Method of data communications with reduced latency. United States.
Blocksome, Michael A, and Parker, Jeffrey J. Tue .
"Method of data communications with reduced latency". United States. https://www.osti.gov/servlets/purl/1107795.
@article{osti_1107795,
title = {Method of data communications with reduced latency},
author = {Blocksome, Michael A and Parker, Jeffrey J},
abstractNote = {Data communications with reduced latency, including: writing, by a producer, a descriptor and message data into at least two descriptor slots of a descriptor buffer, the descriptor buffer comprising allocated computer memory segmented into descriptor slots, each descriptor slot having a fixed size, the descriptor buffer having a header pointer that identifies a next descriptor slot to be processed by a DMA controller, the descriptor buffer having a tail pointer that identifies a descriptor slot for entry of a next descriptor in the descriptor buffer; recording, by the producer, in the descriptor a value signifying that message data has been written into descriptor slots; and setting, by the producer, in dependence upon the recorded value, a tail pointer to point to a next open descriptor slot.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2013},
month = {11}
}
Works referenced in this record:
Multipoint-to-multipoint echo processing in a network switch
patent, August 1999
- Bubenik, Richard G.; Caldara, Stephen A.; Hauser, Stephen A.
- US Patent Document 5,933,429
Congestion control in a network
patent, April 2001
- Mann, Bruce E.; Saether, Christian D.; Wells, Philip J.
- US Patent Document 6,219,712
Device and method related to telecommunication networks
patent, October 2001
- Tedenstig, Ove
- US Patent Document 6,307,859
Message Communications of Particular Message Types Between Compute Nodes Using DMA Shadow Buffers
patent-application, October 2008
- Blacksome, Michael A.; Parker, Jeffrey J.
- US Patent Application 11/739948; 20080270563
High throughput message passing process using latency and reliability classes
patent, October 1998
- Isfeld, Mark S.; Mallory, Tracy D.; Mitchell, Bruce W.
- US Patent Document 5,828,835