Reliability and performance of a system-on-a-chip by predictive wear-out based activation of functional components
Abstract
A processor-implemented method for determining aging of a processing unit in a processor the method comprising: calculating an effective aging profile for the processing unit wherein the effective aging profile quantifies the effects of aging on the processing unit; combining the effective aging profile with process variation data, actual workload data and operating conditions data for the processing unit; and determining aging through an aging sensor of the processing unit using the effective aging profile, the process variation data, the actual workload data, architectural characteristics and redundancy data, and the operating conditions data for the processing unit.
- Inventors:
- Issue Date:
- Research Org.:
- International Business Machines Corp., Armonk, NY (United States)
- Sponsoring Org.:
- USDOE
- OSTI Identifier:
- 1107341
- Patent Number(s):
- 8549363
- Application Number:
- 12/727,967
- Assignee:
- International Business Machines Corporation (Armonk, NY)
- Patent Classifications (CPCs):
-
G - PHYSICS G01 - MEASURING G01R - MEASURING ELECTRIC VARIABLES
G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
- DOE Contract Number:
- B554331
- Resource Type:
- Patent
- Country of Publication:
- United States
- Language:
- English
- Subject:
- 97 MATHEMATICS AND COMPUTING
Citation Formats
Cher, Chen-Yong, Coteus, Paul W, Gara, Alan, Kursun, Eren, Paulsen, David P, Schuelke, Brian A, Sheets, II, John E, and Tian, Shurong. Reliability and performance of a system-on-a-chip by predictive wear-out based activation of functional components. United States: N. p., 2013.
Web.
Cher, Chen-Yong, Coteus, Paul W, Gara, Alan, Kursun, Eren, Paulsen, David P, Schuelke, Brian A, Sheets, II, John E, & Tian, Shurong. Reliability and performance of a system-on-a-chip by predictive wear-out based activation of functional components. United States.
Cher, Chen-Yong, Coteus, Paul W, Gara, Alan, Kursun, Eren, Paulsen, David P, Schuelke, Brian A, Sheets, II, John E, and Tian, Shurong. Tue .
"Reliability and performance of a system-on-a-chip by predictive wear-out based activation of functional components". United States. https://www.osti.gov/servlets/purl/1107341.
@article{osti_1107341,
title = {Reliability and performance of a system-on-a-chip by predictive wear-out based activation of functional components},
author = {Cher, Chen-Yong and Coteus, Paul W and Gara, Alan and Kursun, Eren and Paulsen, David P and Schuelke, Brian A and Sheets, II, John E and Tian, Shurong},
abstractNote = {A processor-implemented method for determining aging of a processing unit in a processor the method comprising: calculating an effective aging profile for the processing unit wherein the effective aging profile quantifies the effects of aging on the processing unit; combining the effective aging profile with process variation data, actual workload data and operating conditions data for the processing unit; and determining aging through an aging sensor of the processing unit using the effective aging profile, the process variation data, the actual workload data, architectural characteristics and redundancy data, and the operating conditions data for the processing unit.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2013},
month = {10}
}
Works referenced in this record:
A comprehensive model of PMOS NBTI degradation
journal, January 2005
- Alam, M. A.; Mahapatra, S.
- Microelectronics Reliability, Vol. 45, Issue 1
Electronic apparatus having a software controlled power switch
patent, January 1999
- Watts, Jr., LaVaughn F.; Jergens, William F.
- US Patent Document 5,862,394
Cooling system for computer systems
patent-application, December 2004
- Patel, Chandrakant; Farkas, Keith; Janakiraman, Gopalakrishnan
- US Patent Application 10/608151; 20040264124
Method of predicting microprocessor lifetime reliability using architecture-level structure-aware techniques
patent, December 2008
- Bose, Pradip; Hu, Zhigang; Rivers, Jude A.
- US Patent Document 7,472,038
Test device and method for testing stability of computer
patent, March 2010
- Wang, Yong
- US Patent Document 7,681,081
Fault detection for loss of feeback in forced switching power supplies with power factor correction
patent, October 2008
- Adragna, Claudio; Fagnani, Mauro; Moriconi, Ugo
- US Patent Document 7,440,297
Multiple Core Data Processor with Usage Monitoring
patent-application, October 2011
- Moyer, William C.; Ramaraju, Ravindraraj; Bearden, Davied R.
- US Patent Application 12/765543; 20110265090
Controlling power consumption of at least one computer system
patent, September 2007
- Farkas, Keith; Janakiraman, Gopalakrishnan; Stets, Robert
- US Patent Document 7,272,732
Cooling system for computer systems
patent, December 2007
- Patel, Chandrakant; Farkas, Keith; Janakiraman, Gopalakrishnan
- US Patent Document 7,310,737
Method for extending lifetime reliability of digital logic devices through reversal of aging mechanisms
patent, February 2009
- Bose, Pradip; Shin, Jeonghee; Zyuban, Victor
- US Patent Document 7,486,107
Generalized diffusion-reaction model for the low-field charge-buildup instability at the Si- interface
journal, February 1995
- Ogawa, Shigeo; Shiono, Noboru
- Physical Review B, Vol. 51, Issue 7
Fault detection for loss of feedback in forced switching power supplies
patent, July 2012
- Adragna, Claudio; Fagnani, Mauro; Moriconi, Ugo
- US Patent Document RE43,516