Checkpointing in speculative versioning caches
Abstract
Mechanisms for generating checkpoints in a speculative versioning cache of a data processing system are provided. The mechanisms execute code within the data processing system, wherein the code accesses cache lines in the speculative versioning cache. The mechanisms further determine whether a first condition occurs indicating a need to generate a checkpoint in the speculative versioning cache. The checkpoint is a speculative cache line which is made non-speculative in response to a second condition occurring that requires a roll-back of changes to a cache line corresponding to the speculative cache line. The mechanisms also generate the checkpoint in the speculative versioning cache in response to a determination that the first condition has occurred.
- Inventors:
- Issue Date:
- Research Org.:
- International Business Machines Corp., Armonk, NY (United States)
- Sponsoring Org.:
- USDOE
- OSTI Identifier:
- 1093267
- Patent Number(s):
- 8521961
- Application Number:
- 12/544,704
- Assignee:
- International Business Machines Corporation (Armonk, NY)
- Patent Classifications (CPCs):
-
G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
- DOE Contract Number:
- B554331
- Resource Type:
- Patent
- Country of Publication:
- United States
- Language:
- English
- Subject:
- 97 MATHEMATICS AND COMPUTING
Citation Formats
Eichenberger, Alexandre E, Gara, Alan, Gschwind, Michael K, and Ohmacht, Martin. Checkpointing in speculative versioning caches. United States: N. p., 2013.
Web.
Eichenberger, Alexandre E, Gara, Alan, Gschwind, Michael K, & Ohmacht, Martin. Checkpointing in speculative versioning caches. United States.
Eichenberger, Alexandre E, Gara, Alan, Gschwind, Michael K, and Ohmacht, Martin. Tue .
"Checkpointing in speculative versioning caches". United States. https://www.osti.gov/servlets/purl/1093267.
@article{osti_1093267,
title = {Checkpointing in speculative versioning caches},
author = {Eichenberger, Alexandre E and Gara, Alan and Gschwind, Michael K and Ohmacht, Martin},
abstractNote = {Mechanisms for generating checkpoints in a speculative versioning cache of a data processing system are provided. The mechanisms execute code within the data processing system, wherein the code accesses cache lines in the speculative versioning cache. The mechanisms further determine whether a first condition occurs indicating a need to generate a checkpoint in the speculative versioning cache. The checkpoint is a speculative cache line which is made non-speculative in response to a second condition occurring that requires a roll-back of changes to a cache line corresponding to the speculative cache line. The mechanisms also generate the checkpoint in the speculative versioning cache in response to a determination that the first condition has occurred.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2013},
month = {8}
}
Works referenced in this record:
Using a transactional execution mechanism to free up processor resources used by a busy-waiting thread
patent, July 2008
- Caprioli, Paul; Mesard, Wayne
- US Patent Document 7,395,418
Bulk Disambiguation of Speculative Threads in Multiprocessors
journal, May 2006
- Ceze, Luis; Tuck, James; Torrellas, Josep
- ACM SIGARCH Computer Architecture News, Vol. 34, Issue 2
Method and system for conservatively managing store capacity available to a processor issuing stores
patent, October 2009
- Rozas, Guillermo J.; Klaiber, Alexander; Dunn, David
- US Patent Document 7,606,979
Low complexity speculative multithreading system based on unmodified microprocessor core
patent, July 2008
- Gara, Alan; Gschwind, Michael K.; Salapura, Valentina
- US Patent Document 7,404,041
Speculative versioning cache
conference, January 1998
- Gopal, S.; Vijaykumar, T. N.; Smith, J. E.
- Proceedings 1998 Fourth International Symposium on High-Performance Computer Architecture
Simultaneously multithreaded processing and single event failure detection method
patent, January 2008
- Grayver, Eugene
- US Patent Document 7,321,989
Multiple virtual machine system with efficient cache memory design
patent, July 2003
- Jensen, David William; Koenck, Steven E.
- US Patent Document 6,587,937
Multi-thread execution method and parallel processor system
patent, July 2006
- Ohsawa, Takashi; Shibayama, Atsufumi; Matsushita, Satoshi
- US Patent Document 7,082,601
Write filter cache method and apparatus for protecting the microprocessor core from soft errors
patent, October 2008
- Bose, Pradip; Hu, Zhigang; Li, Xiaodong
- US Patent Document 7,444,544
Dynamic handling of object versions to support space and time dimensional program execution
patent, August 2002
- Chaudhry, Shailender; Tremblay, Marc
- US Patent Document 6,438,677
System and method for recycling stale memory content in compressed memory systems
patent, September 2002
- Tremaine, R. Brett; Wazlowski, Michael
- US Patent Document 6,457,104