DOE Patents title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Low delay and area efficient soft error correction in arbitration logic

Abstract

There is provided an arbitration logic device for controlling an access to a shared resource. The arbitration logic device comprises at least one storage element, a winner selection logic device, and an error detection logic device. The storage element stores a plurality of requestors' information. The winner selection logic device selects a winner requestor among the requestors based on the requestors' information received from a plurality of requestors. The winner selection logic device selects the winner requestor without checking whether there is the soft error in the winner requestor's information.

Inventors:
Issue Date:
Research Org.:
International Business Machines Corp., Armonk, NY (United States)
Sponsoring Org.:
USDOE
OSTI Identifier:
1093240
Patent Number(s):
8533567
Application Number:
12/852,801
Assignee:
International Business Machines Corporation (Armonk, NY)
Patent Classifications (CPCs):
H - ELECTRICITY H03 - BASIC ELECTRONIC CIRCUITRY H03M - CODING
G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
DOE Contract Number:  
B554331
Resource Type:
Patent
Resource Relation:
Patent File Date: 2010 Aug 09
Country of Publication:
United States
Language:
English
Subject:
97 MATHEMATICS AND COMPUTING

Citation Formats

Sugawara, Yutaka. Low delay and area efficient soft error correction in arbitration logic. United States: N. p., 2013. Web.
Sugawara, Yutaka. Low delay and area efficient soft error correction in arbitration logic. United States.
Sugawara, Yutaka. Tue . "Low delay and area efficient soft error correction in arbitration logic". United States. https://www.osti.gov/servlets/purl/1093240.
@article{osti_1093240,
title = {Low delay and area efficient soft error correction in arbitration logic},
author = {Sugawara, Yutaka},
abstractNote = {There is provided an arbitration logic device for controlling an access to a shared resource. The arbitration logic device comprises at least one storage element, a winner selection logic device, and an error detection logic device. The storage element stores a plurality of requestors' information. The winner selection logic device selects a winner requestor among the requestors based on the requestors' information received from a plurality of requestors. The winner selection logic device selects the winner requestor without checking whether there is the soft error in the winner requestor's information.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2013},
month = {9}
}

Works referenced in this record:

Apparatus and method for memory asynchronous atomic read-correct-write operation
patent, March 2010


Soft Error Hardened FF Capable of Detecting Wide Error Pulse
conference, October 2008

  • Ruan, Shuangyu; Namba, Kazuteru; Ito, Hideo
  • 2008 23rd IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFTVS), 2008 IEEE International Symposium on Defect and Fault Tolerance of VLSI Systems
  • https://doi.org/10.1109/DFT.2008.22

Use of Error Correcting Codes on Memory Words for Improved Reliability
journal, June 1968


Time redundancy based soft-error tolerance to rescue nanometer technologies
conference, January 1999


Self-dual codes over the integers modulo 4
journal, January 1993


Characterization of soft errors caused by single event upsets in CMOS processes
journal, April 2004


Load and logic co-optimization for design of soft-error resistant nanometer CMOS circuits
conference, January 2005


Apparatus and method for memory bit-swapping-within-address-range circuit
patent, July 2009


ReStore: Symptom-Based Soft Error Detection in Microprocessors
journal, July 2006


Self-resetting, self-correcting latches
patent, June 2010


A TMR Scheme for SEU Mitigation in Scan Flip-Flops
conference, March 2007


Error Detecting and Error Correcting Codes
journal, April 1950


Logic soft error rate prediction and improvement
patent, January 2010