DOE Patents title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Fencing direct memory access data transfers in a parallel active messaging interface of a parallel computer

Abstract

Fencing direct memory access (`DMA`) data transfers in a parallel active messaging interface (`PAMI`) of a parallel computer, the PAMI including data communications endpoints, each endpoint including specifications of a client, a context, and a task, the endpoints coupled for data communications through the PAMI and through DMA controllers operatively coupled to segments of shared random access memory through which the DMA controllers deliver data communications deterministically, including initiating execution through the PAMI of an ordered sequence of active DMA instructions for DMA data transfers between two endpoints, effecting deterministic DMA data transfers through a DMA controller and a segment of shared memory; and executing through the PAMI, with no FENCE accounting for DMA data transfers, an active FENCE instruction, the FENCE instruction completing execution only after completion of all DMA instructions initiated prior to execution of the FENCE instruction for DMA data transfers between the two endpoints.

Inventors:
;
Issue Date:
Research Org.:
International Business Machines Corp., Armonk, NY (United States)
Sponsoring Org.:
USDOE
OSTI Identifier:
1092898
Patent Number(s):
8527672
Application Number:
12/940,300
Assignee:
International Business Machines Corporation (Armonk, NY)
Patent Classifications (CPCs):
G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
DOE Contract Number:  
B554331
Resource Type:
Patent
Country of Publication:
United States
Language:
English
Subject:
97 MATHEMATICS AND COMPUTING

Citation Formats

Blocksome, Michael A., and Mamidala, Amith R. Fencing direct memory access data transfers in a parallel active messaging interface of a parallel computer. United States: N. p., 2013. Web.
Blocksome, Michael A., & Mamidala, Amith R. Fencing direct memory access data transfers in a parallel active messaging interface of a parallel computer. United States.
Blocksome, Michael A., and Mamidala, Amith R. Tue . "Fencing direct memory access data transfers in a parallel active messaging interface of a parallel computer". United States. https://www.osti.gov/servlets/purl/1092898.
@article{osti_1092898,
title = {Fencing direct memory access data transfers in a parallel active messaging interface of a parallel computer},
author = {Blocksome, Michael A. and Mamidala, Amith R.},
abstractNote = {Fencing direct memory access (`DMA`) data transfers in a parallel active messaging interface (`PAMI`) of a parallel computer, the PAMI including data communications endpoints, each endpoint including specifications of a client, a context, and a task, the endpoints coupled for data communications through the PAMI and through DMA controllers operatively coupled to segments of shared random access memory through which the DMA controllers deliver data communications deterministically, including initiating execution through the PAMI of an ordered sequence of active DMA instructions for DMA data transfers between two endpoints, effecting deterministic DMA data transfers through a DMA controller and a segment of shared memory; and executing through the PAMI, with no FENCE accounting for DMA data transfers, an active FENCE instruction, the FENCE instruction completing execution only after completion of all DMA instructions initiated prior to execution of the FENCE instruction for DMA data transfers between the two endpoints.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2013},
month = {9}
}

Works referenced in this record:

Computer architecture for shared memory access
patent, June 2008


Method and system for scheduled streaming of best effort data
patent-application, May 2003


Database Retrieval with a Non-Unique Key on a Parallel Computer System
patent-application, February 2009


Apparatus and method for conversion of messages
patent, August 2002


Parallel Execution of Operations for a Partitioned Binary Radix Tree on a Parallel Computer
patent-application, May 2008


Communication node apparatus with routing tables in cache memories
patent, April 2003


Apparatus and method for routing data packets through a communications network
patent, April 2003


Collective network for computer structures
patent, August 2011


Dispatching Packets on a Global Combining Network of a Parallel Computer
patent-application, May 2009


Parallel netCDF: A High-Performance Scientific I/O Interface
conference, November 2003


Automatic tuning of communication protocol performance
patent-application, May 2009


A task migration implementation of the Message-Passing Interface
conference, January 1996


Bridge/router architecture for high performance scalable networking
patent, September 1998


Information display apparatus, information display method, and computer program
patent-application, December 2005


Interactive Tool for Visualizing Performance Data in Real-Time to Enable Adaptive Performance Optimization and Feedback
patent-application, April 2009


Handling un-partitioning of a computer network
patent-application, May 2007


Managing Multiple Communication Methods in High-Performance Networked Computing Systems
journal, January 1997


XML remote procedure call (XML-RPC)
patent-application, July 2005


Message Broadcast with Router Bypassing
patent-application, December 2011


Data communication system, communication device and communication program thereof
patent-application, August 2006


A message passing interface for parallel and distributed computing
conference, January 1993

  • Hariri, S.; Park, J. B.; Yu, F. -K.
  • [1993] The 2nd International Symposium on High Performance Distributed Computing, [1993] Proceedings The 2nd International Symposium on High Performance Distributed Computing
  • https://doi.org/10.1109/HPDC.1993.263854

Communications system using rings architecture
patent-application, October 2003


Message queue tuning
patent-application, March 2006


Optimizing layout of an application on a massively parallel supercomputer
patent-application, May 2006


Efficient endpoint matching using a header-to-bit conversion table
patent-application, April 2007


Ultrascalable Petaflop Parallel Supercomputer
patent-application, January 2009


Reducing power consumption while performing collective operations on a plurality of compute nodes
patent, October 2011


Query performance data on parallel computer system having compute nodes
patent, August 2012


Parallel Programming Development Environment
patent-application, May 2002


Scalable Interface for Connecting Multiple Computer Systems Which Performs Parallel MPI Header Matching
patent-application, September 2010


Data Processing In A Hybrid Computing Environment
patent-application, March 2010


Pacing a Data Transfer Operation Between Compute Nodes on a Parallel Computer
patent-application, January 2009