DOE Patents title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Performing a local reduction operation on a parallel computer

Abstract

A parallel computer including compute nodes, each including two reduction processing cores, a network write processing core, and a network read processing core, each processing core assigned an input buffer. Copying, in interleaved chunks by the reduction processing cores, contents of the reduction processing cores' input buffers to an interleaved buffer in shared memory; copying, by one of the reduction processing cores, contents of the network write processing core's input buffer to shared memory; copying, by another of the reduction processing cores, contents of the network read processing core's input buffer to shared memory; and locally reducing in parallel by the reduction processing cores: the contents of the reduction processing core's input buffer; every other interleaved chunk of the interleaved buffer; the copied contents of the network write processing core's input buffer; and the copied contents of the network read processing core's input buffer.

Inventors:
;
Issue Date:
Research Org.:
International Business Machines Corp., Armonk, NY (United States)
Sponsoring Org.:
USDOE
OSTI Identifier:
1084349
Patent Number(s):
8458244
Application Number:
13/585,993
Assignee:
International Business Machines Corporation (Armonk, NY)
Patent Classifications (CPCs):
G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
DOE Contract Number:  
B554331
Resource Type:
Patent
Country of Publication:
United States
Language:
English
Subject:
97 MATHEMATICS AND COMPUTING

Citation Formats

Blocksome, Michael A, and Faraj, Daniel A. Performing a local reduction operation on a parallel computer. United States: N. p., 2013. Web.
Blocksome, Michael A, & Faraj, Daniel A. Performing a local reduction operation on a parallel computer. United States.
Blocksome, Michael A, and Faraj, Daniel A. Tue . "Performing a local reduction operation on a parallel computer". United States. https://www.osti.gov/servlets/purl/1084349.
@article{osti_1084349,
title = {Performing a local reduction operation on a parallel computer},
author = {Blocksome, Michael A and Faraj, Daniel A},
abstractNote = {A parallel computer including compute nodes, each including two reduction processing cores, a network write processing core, and a network read processing core, each processing core assigned an input buffer. Copying, in interleaved chunks by the reduction processing cores, contents of the reduction processing cores' input buffers to an interleaved buffer in shared memory; copying, by one of the reduction processing cores, contents of the network write processing core's input buffer to shared memory; copying, by another of the reduction processing cores, contents of the network read processing core's input buffer to shared memory; and locally reducing in parallel by the reduction processing cores: the contents of the reduction processing core's input buffer; every other interleaved chunk of the interleaved buffer; the copied contents of the network write processing core's input buffer; and the copied contents of the network read processing core's input buffer.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2013},
month = {6}
}

Works referenced in this record:

Root node redundancy for multipoint-to-multipoint transport trees
patent, November 2010


Non-Binary Source-to-Channel Symbol Mappings with Minimized Distortion
patent-application, August 2009


Correlating Hardware Devices Between Local Operating System and Global Management Entity
patent-application, August 2008


Locating hardware faults in a parallel computer
patent, April 2010


Method and apparatus for pre-provisioning networks to support fast restoration with minimum overbuild
patent-application, November 2005


Interleaved all-to-all reliable broadcast on meshes and hypercubes
journal, May 1994


Reinforced handle assembly for lock
patent, September 2010


Broadcasting A Message In A Parallel Computer
patent-application, September 2009


Computing the Hough transform on a scan line array processor (image processing)
journal, March 1989


Method for testing integrated memory using an integrated DMA controller
patent, September 1997


DMA descriptor queue read and cache write pointer arrangement
patent, February 2009


Method and apparatus for stacked address, bus to memory data transfer
patent, June 2010


Partitioning of processing elements in a SIMD/MIMD array processor
patent, March 1999


Performing process migration with allreduce operations
patent, December 2010


Apparatus and methods for connecting modules using remote switching
patent-application, February 2002


Protocol for self-organizing network using a logical spanning tree backbone
patent, January 2006


System and method for configuring computer applications and devices using inheritance
patent-application, July 2002


Building packet buffers using interleaved memories
conference, January 2005


Performing an Allreduce Operation Using Shared Memory
patent-application, December 2008


Adaptive congestion control mechanism for modular computer networks
patent, September 1999


Bandwidth Efficient All-reduce Operation on Tree Topologies
conference, March 2007


System and method for generating object code for map-reduce idioms in multiprocessor systems
patent-application, May 2008


Apparatus and method for controlling direct memory access
patent-application, August 2006


Apparatus, system, and method for reliable, fast, and scalable multicast message delivery in service overlay networks
patent-application, May 2007


Method and apparatus for storing tree data structures among and within multiple memory channels
patent, April 2008


Parallel computing system
patent, December 1999


Multi-use data access descriptor
patent-application, October 2002


Performing a local reduction operation on a parallel computer
patent, December 2012


Arithmetic functions in torus and tree networks
patent-application, April 2004


Optimized Collectives Using a DMA on a Parallel Computer
patent-application, January 2009


Cross-Channel Network Operation Offloading for Collective Operations
patent-application, May 2011


Video output controller and video card
patent, July 2005


Cluster Computing Support for Application Programs
patent-application, December 2007


Computer Hardware Fault Diagnosis
patent-application, October 2007


Executing an Allgather Operation on a Parallel Computer
patent-application, October 2007


Irregular network
patent-application, November 2003


Computing parallel prefix and reduction using coterie structures
conference, January 1992

  • Herbordt, M. C.; Weems, C. C.
  • [1992] The Fourth Symposium on the Frontiers of Massively Parallel Computation, [Proceedings 1992] The Fourth Symposium on the Frontiers of Massively Parallel Computation
  • https://doi.org/10.1109/FMPC.1992.234895

Distributed processing multi-processor computer
patent-application, September 2003


Data gathering/scattering system for a plurality of processors in a parallel computer
patent, November 1998


Adaptive Address Mapping with Dynamic Runtime Memory Mapping Selection
patent-application, June 2011


Method, System, and Program for Handling Input/Output Commands
patent-application, July 2006


Parallel Programming Development Environment
patent-application, May 2002


Tracking Network Contention
patent-application, June 2009


Direct memory access controller system with message-based programming
patent-application, July 2005


Towards Efficient Execution of MPI Applications on the Grid: Porting and Optimization Issues
journal, January 2003


Method and apparatus for storing tree data structures among and within multiple memory channels
patent, November 2009


Method and apparatus for internetworking buffer management
patent, August 2000


Enclosed ignition flare igniter
patent, October 2003


Performing Process Migration with Allreduce Operations
patent-application, July 2010


Data transfer apparatus and method
patent-application, October 2003


Facilitating intra-node data transfer in collective communications
patent, May 2009


Virtual private networks within a packet network having a mesh topology
patent-application, May 2005


Handling potential deadlocks and correctness problems of reduce operations in parallel systems
patent-application, March 2009


Optimizing threaded MPI execution on SMP clusters
conference, January 2001


Managing Hardware Resources by Sending Messages Amongst Servers in a Data Center
patent-application, July 2011


Communications network
patent, March 2004


Efficient circuits for out-of-order microprocessors
patent-application, February 2004


Extending the message passing interface (MPI)
conference, January 1995


Shared buffer switching module
patent, July 1996


Efficient MPI Collective Operations for Clusters in Long-and-Fast Networks
conference, September 2006


Apparatus and method for capacity planning for data center server consolidation and workload reassignment
patent-application, March 2008


Efficient algorithms for all-to-all communications in multiport message-passing systems
journal, January 1997


Parallel processing method
patent, June 1989


Prediction system for RF power distribution
patent, September 1999


Coprocessor design to support MPI primitives in configurable multiprocessors
journal, April 2007


Mechanism For Process Migration On A Massively Parallel Computer
patent-application, March 2009


Multicomputer memory access architecture
patent, February 1998


Non-Volatile Memory And Method With Non-Sequential Update Block Management
patent-application, January 2009


Method and apparatus for zeroing a transfer buffer memory as a background task
patent-application, May 2002


Memory control device
patent, April 2010


Development of parallel/distributed applications
patent-application, December 2006


Optimization of MPI collectives on clusters of large-scale SMP's
conference, January 1999


Method and apparatus for efficient transfer of data packets
patent, May 2004


DADO: A tree-structured machine architecture for production systems
report, March 1982


Massively parallel supercomputer
patent, June 2009