Distributed parallel messaging for multiprocessor systems
Abstract
A method and apparatus for distributed parallel messaging in a parallel computing system. The apparatus includes, at each node of a multiprocessor network, multiple injection messaging engine units and reception messaging engine units, each implementing a DMA engine and each supporting both multiple packet injection into and multiple reception from a network, in parallel. The reception side of the messaging unit (MU) includes a switch interface enabling writing of data of a packet received from the network to the memory system. The transmission side of the messaging unit, includes switch interface for reading from the memory system when injecting packets into the network.
- Inventors:
- Issue Date:
- Research Org.:
- International Business Machines Corp., Armonk, NY (United States)
- Sponsoring Org.:
- USDOE
- OSTI Identifier:
- 1084348
- Patent Number(s):
- 8458267
- Application Number:
- 12/693,972
- Assignee:
- International Business Machines Corporation (Armonk, NY)
- Patent Classifications (CPCs):
-
G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
H - ELECTRICITY H04 - ELECTRIC COMMUNICATION TECHNIQUE H04L - TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- DOE Contract Number:
- B554331
- Resource Type:
- Patent
- Country of Publication:
- United States
- Language:
- English
- Subject:
- 97 MATHEMATICS AND COMPUTING
Citation Formats
Chen, Dong, Heidelberger, Philip, Salapura, Valentina, Senger, Robert M, Steinmacher-Burrow, Burhard, and Sugawara, Yutaka. Distributed parallel messaging for multiprocessor systems. United States: N. p., 2013.
Web.
Chen, Dong, Heidelberger, Philip, Salapura, Valentina, Senger, Robert M, Steinmacher-Burrow, Burhard, & Sugawara, Yutaka. Distributed parallel messaging for multiprocessor systems. United States.
Chen, Dong, Heidelberger, Philip, Salapura, Valentina, Senger, Robert M, Steinmacher-Burrow, Burhard, and Sugawara, Yutaka. Tue .
"Distributed parallel messaging for multiprocessor systems". United States. https://www.osti.gov/servlets/purl/1084348.
@article{osti_1084348,
title = {Distributed parallel messaging for multiprocessor systems},
author = {Chen, Dong and Heidelberger, Philip and Salapura, Valentina and Senger, Robert M and Steinmacher-Burrow, Burhard and Sugawara, Yutaka},
abstractNote = {A method and apparatus for distributed parallel messaging in a parallel computing system. The apparatus includes, at each node of a multiprocessor network, multiple injection messaging engine units and reception messaging engine units, each implementing a DMA engine and each supporting both multiple packet injection into and multiple reception from a network, in parallel. The reception side of the messaging unit (MU) includes a switch interface enabling writing of data of a packet received from the network to the memory system. The transmission side of the messaging unit, includes switch interface for reading from the memory system when injecting packets into the network.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {Tue Jun 04 00:00:00 EDT 2013},
month = {Tue Jun 04 00:00:00 EDT 2013}
}
Works referenced in this record:
Input/output system for parallel computer for performing parallel file transfers between selected number of input/output devices and another selected number of processing nodes
patent, November 1994
- Wells, David S.; Tardiff, James P.; Satterfield, David L.
- US Patent Document 5,361,363
Multi-channel DMA with scheduled ports
patent, May 2004
- Ollivier, Gerald; Laine, Armelle; Mazzocco, Daniel
- US Patent Document 6,738,881
Method and apparatus for optimizing channel bandwidth utilization by simultaneous reliable transmission of sets of multiple data transfer units (DTUs)
patent, February 2008
- Revsin, Vitaly; Pass, Alexander M.; Slutsky, Irina P.
- US Patent Document 7,330,432
Optimized scalable network switch
patent-application, April 2004
- Blumrich, Matthias A.; Chen, Dong; Coteus, Paul W.
- US Patent Document 10/469001; 20040078482
Apparatus providing addressable storage locations as virtual links and storing predefined destination information for any messages transmitted on virtual links at these locations
patent, February 1996
- May, Michael David; Parsons, Brian J.; Thompson, Peter William
- US Patent Document 5,495,619
Scalable processor to processor and processor to I/O interconnection network and method for parallel processing arrays
patent, January 1997
- Nickolls, John R.; Zapisek, John; Kim, Won S.
- US Patent Document 5,598,408
