DOE Patents title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Extended write combining using a write continuation hint flag

Abstract

A computing apparatus for reducing the amount of processing in a network computing system which includes a network system device of a receiving node for receiving electronic messages comprising data. The electronic messages are transmitted from a sending node. The network system device determines when more data of a specific electronic message is being transmitted. A memory device stores the electronic message data and communicating with the network system device. A memory subsystem communicates with the memory device. The memory subsystem stores a portion of the electronic message when more data of the specific message will be received, and the buffer combines the portion with later received data and moves the data to the memory device for accessible storage.

Inventors:
; ; ; ;
Issue Date:
Research Org.:
International Business Machines Corp., Armonk, NY (United States)
Sponsoring Org.:
USDOE
OSTI Identifier:
1084346
Patent Number(s):
8458282
Application Number:
11/768,593
Assignee:
International Business Machines Corporation (Armonk, NY)
Patent Classifications (CPCs):
G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
H - ELECTRICITY H04 - ELECTRIC COMMUNICATION TECHNIQUE H04L - TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
DOE Contract Number:  
B554331
Resource Type:
Patent
Country of Publication:
United States
Language:
English
Subject:
97 MATHEMATICS AND COMPUTING

Citation Formats

Chen, Dong, Gara, Alan, Heidelberger, Philip, Ohmacht, Martin, and Vranas, Pavlos. Extended write combining using a write continuation hint flag. United States: N. p., 2013. Web.
Chen, Dong, Gara, Alan, Heidelberger, Philip, Ohmacht, Martin, & Vranas, Pavlos. Extended write combining using a write continuation hint flag. United States.
Chen, Dong, Gara, Alan, Heidelberger, Philip, Ohmacht, Martin, and Vranas, Pavlos. Tue . "Extended write combining using a write continuation hint flag". United States. https://www.osti.gov/servlets/purl/1084346.
@article{osti_1084346,
title = {Extended write combining using a write continuation hint flag},
author = {Chen, Dong and Gara, Alan and Heidelberger, Philip and Ohmacht, Martin and Vranas, Pavlos},
abstractNote = {A computing apparatus for reducing the amount of processing in a network computing system which includes a network system device of a receiving node for receiving electronic messages comprising data. The electronic messages are transmitted from a sending node. The network system device determines when more data of a specific electronic message is being transmitted. A memory device stores the electronic message data and communicating with the network system device. A memory subsystem communicates with the memory device. The memory subsystem stores a portion of the electronic message when more data of the specific message will be received, and the buffer combines the portion with later received data and moves the data to the memory device for accessible storage.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2013},
month = {6}
}

Works referenced in this record:

Mechanism for delivering interrupt messages
patent, July 2001


Use of code vectors for frame forwarding in a bridge/router
patent, February 2001


Shared bypass bus structure
patent-application, August 2003


Independent computer storage addressing in input/output transfers
patent, May 1997


Network DMA method
patent, August 2004


Multiple-capture DFT system for scan-based integrated circuits
patent, October 2005


Synchronization, coherence, and event ordering in multiprocessors
journal, February 1988


DMA engine for protocol processing
patent-application, September 2006


Queue manager having a multi-level arbitrator
patent-application, July 2007


Optimization of MPI collective communication on BlueGene/L systems
conference, January 2005


Active termination in a multidrop memory system
patent, March 2002


Distributed processing architecture with scalable processing layers
patent-application, June 2003


Flow control for high speed networks
patent, November 1991


Outer-loop power control for wireless communication systems
patent-application, January 2005


Method and system for servicing cache line in response to partial cache line request
patent-application, July 2002


Dynamic cache management in a symmetric multiprocessor system via snoop operation sequence analysis
patent, July 2003


Intel 870: a building block for cost-effective, scalable servers
journal, March 2002


Reconstruction engine for a hardware circuit emulator
patent, May 2000


Method and system for optimizing write combining performance in a shared buffer structure
patent, September 2000


Method and system for reassembling and parsing packets in a network environment
patent, November 2007


Mapping memory in a parallel processing environment
patent, November 2009


Data synchronization for a test access port
patent-application, June 2002


Prefetching variable length data
patent, June 1998


Semiconductor device
patent, April 2001


Count calibration for synchronous data transfer between clock domains
patent-application, November 2006


ATM reassembly controller and method
patent, June 1999


Method for maintaining cache coherency in software in a shared memory system
patent-application, July 2002


Method and system for fast data access using a memory array
patent-application, March 2007


Methods of transmitting data packets without exceeding a maximum queue time period and related devices
patent-application, December 2003


Method, system, and program for remote resource management
patent, April 2008


Memory controller
patent-application, December 2005


Systems and methods for access port ICMP analysis
patent-application, August 2007


Apparatus for transferring blocks of information from one node to a second node in a computer network
patent, October 1988


Methods and apparatus for caching data in a non-blocking manner using a plurality of fill buffers
patent, September 1997


Synchronized storage providing multiple synchronization semantics
patent-application, November 2005


Coupling integrated circuits in a parallel processing environment
patent, May 2009


Tables with direct memory access descriptor lists for distributed direct memory access
patent-application, September 2005


Dual channel helical recorder
patent, August 1992


Method and apparatus for local and distributed data memory access ("DMA") control
patent-application, December 2004


Method and apparatus for implementing non-temporal stores
patent, March 2001


Multilevel fair priority round robin arbiter
patent, November 2006


Blue Gene/L advanced diagnostics environment
journal, March 2005


Method and apparatus for diagnosing failures in an integrated circuit using design-for-debug (DFD) techniques
patent-application, September 2002


Credit-based flow control checking and correction system
patent, October 1998


Ferroelectric memory device and read control method thereof
patent-application, December 2005


System and method for checking validity of data transmission
patent-application, March 2006


Computer system implementing synchronized broadcast using timestamps
patent-application, February 2004


Direct memory access controller system with message-based programming
patent, March 2005


Data processor
patent-application, February 2003


Single-step processing and selecting debugging modes
patent-application, April 2004


Write combining buffer that supports snoop request
patent, April 2002


Count calibration for synchronous data transfer between clock domains
patent, July 2008


Low latency coherency protocol for a multi-chip multiprocessor system
patent-application, April 2006


Disk drive with cache controlled adaptively for amount of prefetch
patent, March 1999


Directory-based cache coherence in large-scale multiprocessors
journal, June 1990


Hardware mechanism to improve performance in a multi-node computer system
patent-application, January 2003


Programmable architecture for visualizing sampled and geometry data
patent, October 2002


Shared memory apparatus and method for multiprocessor systems
patent, September 2001


Token-based active queue management
patent, October 2007


System and method for conflict responses in a cache coherency protocol with ordering point migration
patent-application, July 2005


Circuit for controlling access to a common memory based on priority
patent, September 1998


ASIC BIST controller employing multiple clock domains
patent-application, April 2003


Method and apparatus for diagnosing failures in an integrated circuit using design-for-debug (DFD) techniques
patent-application, July 2007


System powered from a local area network cable
patent, November 2008


Demarcated digital content and method for creating and processing demarcated digital works
patent-application, December 2002


Multiple clock rate test apparatus for testing digital systems
patent, September 1994


Single-step processing and selecting debugging modes
patent, January 2006


Method for verifying clock signal frequency of computer sound interface
patent-application, October 2003


On chip network with independent logical and physical layers
patent-application, January 2004


Multiprocessor node controller circuit and method
patent-application, March 2005


Performance evaluation of adaptive MPI
conference, January 2006

  • Huang, Chao; Zheng, Gengbin; Kalé, Laxmikant
  • Proceedings of the eleventh ACM SIGPLAN symposium on Principles and practice of parallel programming - PPoPP '06
  • https://doi.org/10.1145/1122971.1122976

Partially resettable, segmented DMA counter
patent, September 1995


Network Router Integrated onto a Silicon Chip
patent-application, December 2001


Low power register file
patent, May 2003


Multi-tasking adapter for parallel network applications
patent, June 2000


Performance Evaluation and Design Trade-Offs for Network-on-Chip Interconnect Architectures
journal, August 2005


Method and apparatus for striping message payload data over a network
patent-application, June 2007


Weighted fair queuing scheduler
patent-application, March 2003


Novel massively parallel supercomputer
patent-application, May 2004


Overview of the Blue Gene/L system architecture
journal, March 2005


Multi-level and multi-resolution bus arbitration
patent-application, October 2004


Flexible DMA descriptor support
patent-application, April 2005


Cluster-based aggregated switching technique (CAST) for routing data packets and information objects in computer networks
patent-application, September 2002


Communication pacing method
patent, May 1998


Partially inclusive snoop filter
patent-application, January 2004