Insertion of operation-and-indicate instructions for optimized SIMD code
Abstract
Mechanisms are provided for inserting indicated instructions for tracking and indicating exceptions in the execution of vectorized code. A portion of first code is received for compilation. The portion of first code is analyzed to identify non-speculative instructions performing designated non-speculative operations in the first code that are candidates for replacement by replacement operation-and-indicate instructions that perform the designated non-speculative operations and further perform an indication operation for indicating any exception conditions corresponding to special exception values present in vector register inputs to the replacement operation-and-indicate instructions. The replacement is performed and second code is generated based on the replacement of the at least one non-speculative instruction. The data processing system executing the compiled code is configured to store special exception values in vector output registers, in response to a speculative instruction generating an exception condition, without initiating exception handling.
- Inventors:
- Issue Date:
- Research Org.:
- International Business Machines Corp., Armonk, NY (United States)
- Sponsoring Org.:
- USDOE
- OSTI Identifier:
- 1084334
- Patent Number(s):
- 8458684
- Application Number:
- 12/543,628
- Assignee:
- International Business Machines Corporation (Armonk, NY)
- Patent Classifications (CPCs):
-
G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
- DOE Contract Number:
- B554331
- Resource Type:
- Patent
- Country of Publication:
- United States
- Language:
- English
- Subject:
- 97 MATHEMATICS AND COMPUTING
Citation Formats
Eichenberger, Alexander E, Gara, Alan, and Gschwind, Michael K. Insertion of operation-and-indicate instructions for optimized SIMD code. United States: N. p., 2013.
Web.
Eichenberger, Alexander E, Gara, Alan, & Gschwind, Michael K. Insertion of operation-and-indicate instructions for optimized SIMD code. United States.
Eichenberger, Alexander E, Gara, Alan, and Gschwind, Michael K. Tue .
"Insertion of operation-and-indicate instructions for optimized SIMD code". United States. https://www.osti.gov/servlets/purl/1084334.
@article{osti_1084334,
title = {Insertion of operation-and-indicate instructions for optimized SIMD code},
author = {Eichenberger, Alexander E and Gara, Alan and Gschwind, Michael K},
abstractNote = {Mechanisms are provided for inserting indicated instructions for tracking and indicating exceptions in the execution of vectorized code. A portion of first code is received for compilation. The portion of first code is analyzed to identify non-speculative instructions performing designated non-speculative operations in the first code that are candidates for replacement by replacement operation-and-indicate instructions that perform the designated non-speculative operations and further perform an indication operation for indicating any exception conditions corresponding to special exception values present in vector register inputs to the replacement operation-and-indicate instructions. The replacement is performed and second code is generated based on the replacement of the at least one non-speculative instruction. The data processing system executing the compiled code is configured to store special exception values in vector output registers, in response to a speculative instruction generating an exception condition, without initiating exception handling.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {Tue Jun 04 00:00:00 EDT 2013},
month = {Tue Jun 04 00:00:00 EDT 2013}
}
Save to My Library
You must Sign In or Create an Account in order to save documents to your library.
Works referenced in this record:
System for handling load errors having symbolic entity generator to generate symbolic entity and ALU to propagate the symbolic entity
patent, February 2003
- Harris, Jeremy
- US Patent Document 6,519,694
Method and system for supporting speculative execution using a speculative look-aside table
patent, May 1998
- Karp, Alan H.; Kumar, Rajendra
- US Patent Document 5,748,936
Handling of exceptions in speculative instructions
patent, August 1998
- Ebcioglu, Kemal; Silberman, Gabriel M.
- US Patent Document 5,799,179
Register substitution during exception processing
patent, January 1995
- Thomas, Alasdair R. P.
- US Patent Document 5,386,563
Computer architecture for the deferral of exceptions on speculative instructions
patent, June 1999
- Ross, Jonathan K.; Mills, Jack D.; Hays, James O.
- US Patent Document 5,915,117
Method and apparatus for dynamic scheduling of instructions to ensure sequentially coherent data in a processor employing out-of-order execution
patent, August 1997
- Branigin, Michael H.
- US Patent Document 5,655,096
Method for parking a vehicle
patent, July 2007
- Danz, Christian; Uhler, Werner
- US Patent Document 7,248,153
Processor structure and method for tracking floating-point exceptions
patent, September 1997
- Shen, Gene W.; Szeto, John; Shebanow, Michael C.
- US Patent Document 5,673,426
Floating point multiplier capable of easily performing a failure detection test
patent, July 1995
- Hagihara, Yasuhiko
- US Patent Document 5,430,668
Data processing method and device
patent-application, March 2007
- Vorbach, Martin; Becker, Jurgen; Weinhardt, Markus
- US Patent Application 10/523764; 20070050603
The IBM System/370 vector architecture
journal, January 1986
- Buchholz, W.
- IBM Systems Journal, Vol. 25, Issue 1
Exception masking in binary translation
patent, February 2006
- Gao, Baiming; Wang, Yun; Zemach, Yigal
- US Patent Document 7,000,226
Exploiting Workload Parallelism for Performance and Power Optimization in Blue Gene
journal, September 2006
- Salapura, V.; Walkup, R.; Gara, A.
- IEEE Micro, Vol. 26, Issue 5
System and method for deferring exceptions generated during speculative execution
patent, October 2001
- Doshi, Gautam B.; Markstein, Peter; Karp, Alan H.
- US Patent Document 6,301,705
Synergistic Processing in Cell's Multicore Architecture
journal, March 2006
- Gschwind, M.; Hofstee, H. P.; Flachs, B.
- IEEE Micro, Vol. 26, Issue 2
Processor structure and method for maintaining and restoring precise state at any instruction boundary
patent, July 1997
- Shen, Gene W.; Szeto, John; Patkar, Niteen A.
- US Patent Document 5,649,136
Software Development Infrastructure
patent-application, December 2004
- Grover, Vinod K.; Mitchell, Charles L.; Gillies, David Mitford
- US Patent Application 10/628054; 20040268309
Method and system for propagating exception status in data registers and for detecting exceptions from speculative operations with non-speculative operations
patent, July 1998
- Amerson, Frederic C.; Gupta, Rajiv; Kathail, Vinod K.
- US Patent Document 5,778,219
Structure and method for instruction boundary machine state restoration
patent, October 1999
- Shen, Gene W.; Szeto, John; Patkar, Niteen A.
- US Patent Document 5,966,530