Routing performance analysis and optimization within a massively parallel computer
Abstract
An apparatus, program product and method optimize the operation of a massively parallel computer system by, in part, receiving actual performance data concerning an application executed by the plurality of interconnected nodes, and analyzing the actual performance data to identify an actual performance pattern. A desired performance pattern may be determined for the application, and an algorithm may be selected from among a plurality of algorithms stored within a memory, the algorithm being configured to achieve the desired performance pattern based on the actual performance data.
- Inventors:
- Issue Date:
- Research Org.:
- International Business Machines Corp., Armonk, NY (United States)
- Sponsoring Org.:
- USDOE
- OSTI Identifier:
- 1083442
- Patent Number(s):
- 8423987
- Application Number:
- 11/668,691
- Assignee:
- International Business Machines Corporation (Armonk, NY)
- Patent Classifications (CPCs):
-
G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
- DOE Contract Number:
- B519700
- Resource Type:
- Patent
- Country of Publication:
- United States
- Language:
- English
- Subject:
- 97 MATHEMATICS AND COMPUTING
Citation Formats
Archer, Charles Jens, Peters, Amanda, Pinnow, Kurt Walter, and Swartz, Brent Allen. Routing performance analysis and optimization within a massively parallel computer. United States: N. p., 2013.
Web.
Archer, Charles Jens, Peters, Amanda, Pinnow, Kurt Walter, & Swartz, Brent Allen. Routing performance analysis and optimization within a massively parallel computer. United States.
Archer, Charles Jens, Peters, Amanda, Pinnow, Kurt Walter, and Swartz, Brent Allen. Tue .
"Routing performance analysis and optimization within a massively parallel computer". United States. https://www.osti.gov/servlets/purl/1083442.
@article{osti_1083442,
title = {Routing performance analysis and optimization within a massively parallel computer},
author = {Archer, Charles Jens and Peters, Amanda and Pinnow, Kurt Walter and Swartz, Brent Allen},
abstractNote = {An apparatus, program product and method optimize the operation of a massively parallel computer system by, in part, receiving actual performance data concerning an application executed by the plurality of interconnected nodes, and analyzing the actual performance data to identify an actual performance pattern. A desired performance pattern may be determined for the application, and an algorithm may be selected from among a plurality of algorithms stored within a memory, the algorithm being configured to achieve the desired performance pattern based on the actual performance data.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2013},
month = {4}
}
Save to My Library
You must Sign In or Create an Account in order to save documents to your library.
Works referenced in this record:
Adaptive source routing and packet processing
patent-application, May 2005
- Chiou, Derek; Dennison, Larry R.; Dally, William J.
- US Patent Application 10/815458; 20050100035
Congestion free packet network
patent, September 1991
- Golestani, S. Jamaloddin
- US Patent Document 5,050,162
Recoverable error detection for concurrent computing programs
patent-application, January 2008
- Ellis, Edric; Martin, Jocelyn Luke
- US Patent Application 11/488432; 20080016249
Systems and methods for processing packets
patent-application, January 2005
- Ferguson, Dennis C.; Patel, Rajiv; Cheung, Gerald
- US Patent Application 10/920237; 20050018682
Message routing in a multiprocessor computer system
patent, September 1994
- Nugent, Steven F.
- US Patent Document 5,347,450
Source routing for connection-oriented network with repeated call attempts for satisfying user-specified QOS parameters
patent, August 1999
- Iwata, Atsushi
- US Patent Document 5,933,425
Software configurable cluster-based router using heterogeneous nodes as cluster nodes
patent-application, May 2005
- Rabinovitch, Peter
- US Patent Application 10/712104; 20050108425
Communication system and method providing optimal restoration of failed paths
patent, November 1998
- Allen, John
- US Patent Document 5,835,482
Link-by-link congestion control for packet transmission systems
patent, June 1994
- Lin, Huai-An
- US Patent Document 5,319,638
Methods and systems for dynamic parallel processing
patent-application, August 2006
- Greven, Boris; Westendorf, Frank
- US Patent Application 11/346306; 20060195336
Method and system for transmitting data in a packet based communication network
patent-application, January 2004
- Zheng, Haihong; Faccin, Stefano
- US Patent Application 10/183413; 20040001508
Automated cluster-based web service performance tuning
conference, January 2004
- I-Hsin Chung, ; Hollingsworth, J. K.
- Proceedings. 13th IEEE International Symposium on High performance Distributed Computing, 2004.
Technique for accomplishing deadlock free routing through a multi-stage cross-point packet switch
patent, September 1995
- Sethu, Harish; Stucke, Robert Frederick; Stunkel, Craig Brian
- US Patent Document 5,453,978
An empirically derived framework for classifying parallel program performance tuning problems
conference, January 1998
- Hondroudakis, Anna; Procter, Rob
- Proceedings of the SIGMETRICS symposium on Parallel and distributed tools - SPDT '98
System and method for policing multiple data flows and multi-protocol data flows
patent, May 2005
- Buskirk, Glenn A.; Santiago, Rodolfo A.
- US Patent Document 6,901,052
The Autopilot performance-directed adaptive control system
journal, September 2001
- Ribler, Randy L.; Simitci, Huseyin; Reed, Daniel A.
- Future Generation Computer Systems, Vol. 18, Issue 1, p. 175-187
Integrating switching and facility networks using ATM
patent, June 2000
- Buyukkoc, Cagatay; Houck, David J.; Johri, Pravin Kumar
- US Patent Document 6,081,506
Dynamic routing system for a multinode communications network
patent, June 1993
- Ben-Ayed, Mondher; Merriam, Charles W.
- US Patent Document 5,218,676
Packet sequence maintenance with load balancing, and head-of-line blocking avoidance in a switch
patent-application, January 2005
- Chao, Hung-Hsiang Jonathan; Park, Jinsoo
- US Patent Application 10/776574; 20050002334
Deficit-based striping algorithm
patent, January 2008
- Agarwal, Gaurav; Musacchio, John T.; Mo, Jeonghoon
- US Patent Document 7,319,695
Multi-dimensional lattice network
patent-application, March 2005
- Beshai, Maged E.
- US Patent Application 10/969748; 20050068946
Evaluating method of data division patterns and a program execution time for a distributed memory parallel computer system, and parallel program producing method using such an evaluating method
patent, May 1995
- Yamamoto, Fujio
- US Patent Document 5,414,849
Agile optical-core distributed packet switch
patent, November 2002
- Beshai, Maged E.; Vickers, Richard
- US Patent Document 6,486,983
Method and apparatus for load balancing of parallel servers in a network environment
patent, June 2004
- Bournas, Redha M.
- US Patent Document 6,748,413
Multiple instances of the same type of processing module within a layered communication stack
patent-application, January 2006
- Gadde, Srinivas
- US Patent Application 10/884669; 20060002424
Asynchronous packet switching
patent, September 1999
- Wicki, Thomas M.; Helland, Patrick James; Shimizu, Takeshi
- US Patent Document 5,959,995