Antifuse with a single silicon-rich silicon nitride insulating layer
Abstract
An antifuse is disclosed which has an electrically-insulating region sandwiched between two electrodes. The electrically-insulating region has a single layer of a non-hydrogenated silicon-rich (i.e. non-stoichiometric) silicon nitride SiN.sub.X with a nitrogen content X which is generally in the range of 0<X.ltoreq.1.2, and preferably 0.5.ltoreq.X.ltoreq.1.2. The breakdown voltage V.sub.BD for the antifuse can be defined to be as small as a few volts for CMOS applications by controlling the composition and thickness of the SiN.sub.X layer. The SiN.sub.X layer thickness can also be made sufficiently large so that Poole-Frenkel emission will be the primary electrical conduction mechanism in the antifuse. Different types of electrodes are disclosed including electrodes formed of titanium silicide, aluminum and silicon. Arrays of antifuses can also be formed.
- Inventors:
- Issue Date:
- Research Org.:
- Sandia National Lab. (SNL-NM), Albuquerque, NM (United States)
- Sponsoring Org.:
- USDOE
- OSTI Identifier:
- 1082723
- Patent Number(s):
- 8357994
- Application Number:
- 11/365,990
- Assignee:
- Sandia Corporation (Albuquerque, NM)
- Patent Classifications (CPCs):
-
H - ELECTRICITY H01 - BASIC ELECTRIC ELEMENTS H01L - SEMICONDUCTOR DEVICES
- DOE Contract Number:
- AC04-94AL85000
- Resource Type:
- Patent
- Country of Publication:
- United States
- Language:
- English
- Subject:
- 36 MATERIALS SCIENCE
Citation Formats
Habermehl, Scott D., and Apodaca, Roger T. Antifuse with a single silicon-rich silicon nitride insulating layer. United States: N. p., 2013.
Web.
Habermehl, Scott D., & Apodaca, Roger T. Antifuse with a single silicon-rich silicon nitride insulating layer. United States.
Habermehl, Scott D., and Apodaca, Roger T. Tue .
"Antifuse with a single silicon-rich silicon nitride insulating layer". United States. https://www.osti.gov/servlets/purl/1082723.
@article{osti_1082723,
title = {Antifuse with a single silicon-rich silicon nitride insulating layer},
author = {Habermehl, Scott D. and Apodaca, Roger T.},
abstractNote = {An antifuse is disclosed which has an electrically-insulating region sandwiched between two electrodes. The electrically-insulating region has a single layer of a non-hydrogenated silicon-rich (i.e. non-stoichiometric) silicon nitride SiN.sub.X with a nitrogen content X which is generally in the range of 0<X.ltoreq.1.2, and preferably 0.5.ltoreq.X.ltoreq.1.2. The breakdown voltage V.sub.BD for the antifuse can be defined to be as small as a few volts for CMOS applications by controlling the composition and thickness of the SiN.sub.X layer. The SiN.sub.X layer thickness can also be made sufficiently large so that Poole-Frenkel emission will be the primary electrical conduction mechanism in the antifuse. Different types of electrodes are disclosed including electrodes formed of titanium silicide, aluminum and silicon. Arrays of antifuses can also be formed.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {Tue Jan 22 00:00:00 EST 2013},
month = {Tue Jan 22 00:00:00 EST 2013}
}
Works referenced in this record:
Antifuse structure having an integrated heating element
patent, January 2008
- Park, Byeongju; Iyer, Subramanian S.; Kothandaraman, Chandrasekharan
- US Patent Document 7,323,761
A novel metal-insulator-metal structure for field-programmable devices
journal, July 1993
- Cohen, S. S.; Soares, A. M.; Gleason, E. F.
- IEEE Transactions on Electron Devices, Vol. 40, Issue 7
Antifuse field programmable gate arrays
journal, July 1993
- Greene, J.; Hamdy, E.; Beal, S.
- Proceedings of the IEEE, Vol. 81, Issue 7
Incoherent radiation regulated voltage programmable link
patent, December 1993
- Cohen, Simon S.
- US Patent Document 5,270,251
Optical properties of thin films
journal, March 1982
- Aspnes, D. E.
- Thin Solid Films, Vol. 89, Issue 3
Extremely Low ON-resistance Metal-to-Metal Antifuses with Al–Cu/10 nm-thick p - S i N x / A l – C u Structure for Next Generation Very High Speed FPGAs (Field Programmable Gate Arrays)
journal, February 1996
- Tamura, Yoshimitsu; Kimura, Yoshitaka; Tsutsui, Chie
- Japanese Journal of Applied Physics, Vol. 35, Issue Part 1, No. 2B
Semiconductor device equipped with antifuse elements and a method for manufacturing an FPGA
patent, August 1996
- Takagi, Mariko; Yoshii, Ichiro; Hama, Kaoru
- US Patent Document 5,550,400
Voltage programmable links for integrated circuits
patent, June 1997
- Cohen, Simon S.; Raffel, Jack I.; Wyatt, Peter W.
- US Patent Document 5,641,703
Electrical breakdown of amorphous hydrogenated silicon rich silicon nitride thin film diodes
journal, January 1996
- Bijlsma, S. J.; van Kranenburg, H.; Nieuwesteeg, K. J. B. M.
- IEEE Transactions on Electron Devices, Vol. 43, Issue 9
Method of programming an antifuse
patent, March 2007
- Jain, Rajiv; Wong, Richard J.
- US Patent Document 7,187,228
Correlation of charge transport to local atomic strain in Si-rich silicon nitride thin films
journal, January 2002
- Habermehl, S.; Carmignani, C.
- Applied Physics Letters, Vol. 80, Issue 2
Dielectric breakdown and Poole–Frenkel field saturation in silicon oxynitride thin films
journal, January 2005
- Habermehl, S.; Apodaca, R. T.
- Applied Physics Letters, Vol. 86, Issue 7
