skip to main content
OSTI.GOV title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: An Architecture for Exploiting Multi-Core Processors toParallelize Network Intrusion Prevention

Abstract

No abstract prepared.

Authors:
; ;
Publication Date:
Research Org.:
COLLABORATION - International Computer ScienceInstitute
OSTI Identifier:
933105
Report Number(s):
LBNL-63279
TRN: US200814%%709
DOE Contract Number:
DE-AC02-05CH11231
Resource Type:
Conference
Resource Relation:
Conference: Proceedings of the IEEE Sarnoff Symposium 2007,Princeton, NJ, Apri 30-May 2, 2007
Country of Publication:
United States
Language:
English
Subject:
97; 99 GENERAL AND MISCELLANEOUS//MATHEMATICS, COMPUTING, AND INFORMATION SCIENCE; COMPUTER ARCHITECTURE; COMPUTER NETWORKS; HUMAN INTRUSION; ENTRY CONTROL SYSTEMS

Citation Formats

Paxson, Vern, Sommer, Robin, and Weaver, Nicholas. An Architecture for Exploiting Multi-Core Processors toParallelize Network Intrusion Prevention. United States: N. p., 2007. Web.
Paxson, Vern, Sommer, Robin, & Weaver, Nicholas. An Architecture for Exploiting Multi-Core Processors toParallelize Network Intrusion Prevention. United States.
Paxson, Vern, Sommer, Robin, and Weaver, Nicholas. Mon . "An Architecture for Exploiting Multi-Core Processors toParallelize Network Intrusion Prevention". United States. doi:.
@article{osti_933105,
title = {An Architecture for Exploiting Multi-Core Processors toParallelize Network Intrusion Prevention},
author = {Paxson, Vern and Sommer, Robin and Weaver, Nicholas},
abstractNote = {No abstract prepared.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {Mon Apr 23 00:00:00 EDT 2007},
month = {Mon Apr 23 00:00:00 EDT 2007}
}

Conference:
Other availability
Please see Document Availability for additional information on obtaining the full-text document. Library patrons may search WorldCat to identify libraries that hold this conference proceeding.

Save / Share:
  • Abstract not provided.
  • Parallel computers constructed using conventional processors offer the potential to achieve large improvements in execution speed at reasonable cost, however, these machines tend to efficiently implement only coarse-grain MIMD parallelism. To achieve the best possible speedup through parallel execution, a computer must be capable of effectively using all the different types of parallelism that exist in each program. A combination of SIMD, VLIW, and MIMD parallelism, at a variety of granularity levels, exists in most applications; thus, hardware that can support multiple types of parallelism can achieve better performance with a wider range of codes. In this paper, we introducemore » a new hardware barrier architecture that provides the full DBM functionality we discussed, but can be implemented with much simpler hardware. This mechanism can be used to efficiently support multi-mode moderate-width parallelism with instruction-level granularity (i.e., synchronization cost is approximately one LOAD instruction).« less
  • The Red Storm architecture, which was conceived by Sandia National Laboratories and implemented by Cray, Inc., has become the basis for most successful line of commercial supercomputers in history. The success of the Red Storm architecture is due largely to the ability to effectively and efficiently solve a wide range of science and engineering problems. The Cray XT series of machines that embody the Red Storm architecture have allowed for unprecedented scaling and performance of parallel applications spanning many areas of scientific computing. In this paper, we describe the fundamental characteristics of the architecture and its implementation that have enabledmore » this success, even through successive generations of hardware and software.« less
  • Biological processes occurring inside cell involve multiple scales of time and length; many popular theoretical and computational multi-scale techniques utilize biomolecular simulations based on molecular dynamics. Till recently, the computing power required for simulating the relevant scales was even beyond the reach of fastest supercomputers. The availability of petaFLOPS-scale computing power in near future holds great promise. Unfortunately, the bio-simulations software technology has not kept up with the changes in hardware. In particular, with the introduction of multi-core processing technologies in systems with tens of thousands of processing cores, it is unclear whether the existing biomolecular simulation frameworks will bemore » able to scale and to utilize these resources effectively. While the multicore processing systems provide higher processing capabilities, their memory and IO subsystems are posing new challenges to application and system software developers. In this preliminary study, we attempt to characterize computation, communication and memory efficiencies of bio-molecular simulations on a Cray XT3 system, which has recently been upgraded to dual-core Opteron processors. We identify that the application efficiencies using the multi-core processors reduce with the increase of the simulated system size. Further, we measure the communication overhead of using both cores in the processor simultaneously and identify that the MPI communication performance can be as low as 50% as compared to the single-core execution times. We conclude that not only the biomolecular simulations need to be aware of the underlying multi-core hardware in order to achieve maximum performance but also the system software needs to provide processor and memory placement features in the high-end systems. Our results on a stand-alone dual-core AMD system confirm that combinations of processor and memory affinity schemes can result in over 12% performance gains.« less