SLS complementary logic devices with increase carrier mobility
Patent
·
OSTI ID:867902
- Albuquerque, NM
In an electronic device comprising a semiconductor material and having at least one performance characteristic which is limited by the mobility of holes in the semiconductor material, said mobility being limited because of a valence band degeneracy among high-mobility and low-mobility energy levels accessible to said holes at the energy-momentum space maximum, an improvement is provided wherein the semiconductor material is a strained layer superlattice (SLS) whose layer compositions and layer thicknesses are selected so that the strain on the layers predominantly containing said at least one carrier type splits said degeneracy and modifies said energy levels around said energy-momentum space maximum in a manner whereby said limitation on the mobility of said holes is alleviated.
- Research Organization:
- AT & T CORP
- DOE Contract Number:
- AC04-76DP00789
- Assignee:
- Sandia Corporation (Albuquerque, NM)
- Patent Number(s):
- US 5031007
- OSTI ID:
- 867902
- Country of Publication:
- United States
- Language:
- English
Similar Records
SLS complementary logic devices with increase carrier mobility
Superlattice photodetector having improved carrier mobility
Field-effect transistor having a superlattice channel and high carrier velocities at high applied fields
Patent
·
1991
·
OSTI ID:7083838
Superlattice photodetector having improved carrier mobility
Patent
·
2018
·
OSTI ID:1532075
Field-effect transistor having a superlattice channel and high carrier velocities at high applied fields
Patent
·
1984
·
OSTI ID:6013510
Related Subjects
/257/
accessible
alleviated
band
carrier
characteristic
complementary
compositions
comprising
containing
degeneracy
device
device comprising
devices
electronic
electronic device
energy
energy level
energy levels
energy-momentum
high-mobility
holes
improvement
increase
layer
layer composition
layer superlattice
layer thickness
layers
levels
limitation
limited
logic
logic devices
low-mobility
manner
manner whereby
material
maximum
mobility
modifies
performance
performance characteristic
predominantly
provided
selected
semiconductor
semiconductor material
sls
space
splits
strain
strained
strained layer
superlattice
thicknesses
type
valence
valence band
whereby
accessible
alleviated
band
carrier
characteristic
complementary
compositions
comprising
containing
degeneracy
device
device comprising
devices
electronic
electronic device
energy
energy level
energy levels
energy-momentum
high-mobility
holes
improvement
increase
layer
layer composition
layer superlattice
layer thickness
layers
levels
limitation
limited
logic
logic devices
low-mobility
manner
manner whereby
material
maximum
mobility
modifies
performance
performance characteristic
predominantly
provided
selected
semiconductor
semiconductor material
sls
space
splits
strain
strained
strained layer
superlattice
thicknesses
type
valence
valence band
whereby