Parallel pulse processing and data acquisition for high speed, low error flow cytometry
Patent
·
OSTI ID:7117193
A digitally synchronized parallel pulse processing and data acquisition system for a flow cytometer has multiple parallel input channels with independent pulse digitization and FIFO storage buffer. A trigger circuit controls the pulse digitization on all channels. After an event has been stored in each FIFO, a bus controller moves the oldest entry from each FIFO buffer onto a common data bus. The trigger circuit generates an ID number for each FIFO entry, which is checked by an error detection circuit. The system has high speed and low error rate. 17 figs.
- DOE Contract Number:
- W-7405-ENG-48
- Assignee:
- Univ. of California, Oakland, CA (United States)
- Patent Number(s):
- US 5150313; A
- Application Number:
- PPN: US 7-508226
- OSTI ID:
- 7117193
- Resource Relation:
- Patent File Date: 12 Apr 1990
- Country of Publication:
- United States
- Language:
- English
Similar Records
Parallel pulse processing and data acquisition for high speed, low error flow cytometry
Port Card Moduel
Method and apparatus for high speed data acquisition and processing
Patent
·
Wed Jan 01 00:00:00 EST 1992
·
OSTI ID:7117193
Port Card Moduel
Technical Report
·
Mon May 02 00:00:00 EDT 1994
·
OSTI ID:7117193
Method and apparatus for high speed data acquisition and processing
Patent
·
Tue Feb 11 00:00:00 EST 1997
·
OSTI ID:7117193