skip to main content
OSTI.GOV title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Experimental high speed/power ratio ASIC designs using residue numbers. Technical report, October 1985-September 1987

Technical Report ·
OSTI ID:7092921

Residue numbers have traditionally been popular for signal processing applications and have recently received renewed interest, for a number of reasons. The inherent parallelism of the residue number system enables the throughput of a system to be increased while keeping the cost reasonable. With the advent of VLSI circuits, the increased size and complexity of parallel residue number circuits may no longer be prohibitive. A method for implementing onboard signal processing algorithms using CMOS Application Specific Integrated Circuits (ASIC) is presented in this report. This method uses residue arithmetic in a one-out-of-n representation. The representation and implementation methods provide low-power circuits that retain their high-performance capabilities. Details of the adder and multiplier circuits are given, along with an overview of the input/output conversion logic. A specific example algorithm that performs a matrix multiplication has been chosen and implemented. Test chips of the adder demonstrate that the add function performs within our design constraints. Test chips of the algorithm for a particular residue have demonstrated that the arithmetic portions of the chip functioned as expected. Some preliminary results are included at the end of this report with some caveats regarding the particular implementation that we choose.

Research Organization:
Aerospace Corp., El Segundo, CA (USA). Computer Science Lab.
OSTI ID:
7092921
Report Number(s):
AD-A-220302/4/XAB; TR-0086(6920-03)-2
Country of Publication:
United States
Language:
English