skip to main content
OSTI.GOV title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Computer vector multiprocessing control

Abstract

A multiprocessing system and method for multiprocessing is described. A pair of processors are included, and each are connected to a central memory through a memory reference ports. The processors are further each connected to shared registers which may be directly addressed by either processor at rates commensurate with intraprocessor operation. The shared registers include registers for holding scalar and address information and registers for holding information to be used in coordinating the transfer of information through the shared registers. A multiport memory is provided and includes a conflict resolution circuit which senses and prioritizes conflicting references to the central memory. Each CPU is interfaced with the central memory through three ports, with each of the ports handling different ones of several different types of memory references which may be made. At least one I/O port is provided to be shared by the processors in transferring information between the central memory and peripheral storage devices. A vector register design is also described for use in vector processing computers, and provides that each register consist of at least two independently addressable memories, to deliver data to or accept data from a functional unit. The method of multiprocessing permits, multiasking in themore » multiprocessor, in which the shared registers allow independent tasks of different jobs or related tasks of a single job to be run concurrently, and facilitate multi-threading of the operating system by permitting multiple critical code regions to be independently synchronized.« less

Inventors:
; ; ;
Publication Date:
OSTI Identifier:
6684152
Patent Number(s):
US 4636942
Assignee:
Cray Research, Inc., Chippewa Falls, WI
Resource Type:
Patent
Resource Relation:
Patent File Date: Filed date 25 Apr 1983
Country of Publication:
United States
Language:
English
Subject:
99 GENERAL AND MISCELLANEOUS//MATHEMATICS, COMPUTING, AND INFORMATION SCIENCE; PARALLEL PROCESSING; COMPUTER ARCHITECTURE; SUPERCOMPUTERS; VECTOR PROCESSING; COMPUTERIZED CONTROL SYSTEMS; MEMORY DEVICES; COMPUTERS; CONTROL SYSTEMS; DIGITAL COMPUTERS; PROGRAMMING; 990210* - Supercomputers- (1987-1989)

Citation Formats

Chen, S S, Schiffleger, A J, Somdahl, E R, and Higbie, L. Computer vector multiprocessing control. United States: N. p., 1987. Web.
Chen, S S, Schiffleger, A J, Somdahl, E R, & Higbie, L. Computer vector multiprocessing control. United States.
Chen, S S, Schiffleger, A J, Somdahl, E R, and Higbie, L. Tue . "Computer vector multiprocessing control". United States.
@article{osti_6684152,
title = {Computer vector multiprocessing control},
author = {Chen, S S and Schiffleger, A J and Somdahl, E R and Higbie, L},
abstractNote = {A multiprocessing system and method for multiprocessing is described. A pair of processors are included, and each are connected to a central memory through a memory reference ports. The processors are further each connected to shared registers which may be directly addressed by either processor at rates commensurate with intraprocessor operation. The shared registers include registers for holding scalar and address information and registers for holding information to be used in coordinating the transfer of information through the shared registers. A multiport memory is provided and includes a conflict resolution circuit which senses and prioritizes conflicting references to the central memory. Each CPU is interfaced with the central memory through three ports, with each of the ports handling different ones of several different types of memory references which may be made. At least one I/O port is provided to be shared by the processors in transferring information between the central memory and peripheral storage devices. A vector register design is also described for use in vector processing computers, and provides that each register consist of at least two independently addressable memories, to deliver data to or accept data from a functional unit. The method of multiprocessing permits, multiasking in the multiprocessor, in which the shared registers allow independent tasks of different jobs or related tasks of a single job to be run concurrently, and facilitate multi-threading of the operating system by permitting multiple critical code regions to be independently synchronized.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {1987},
month = {1}
}