Switching speed of DCLgates with highJ /SUB c/ Josephson junctions
Abstract
Switching speed and bias current margin of DCLgates composed of highJ /SUB c/ junctions are investigated by both numerical calculation and experimental measurement. It is shown that switching speed is improved by increasing J /SUB c/ . However, the switching speed and bias current margin of DCLgates are restricted by the increase in the minimum resetting current for the highJ /SUB c/ junction. The theoretical J /SUB c/ limit for a Nb oxide barrier junction is found to be about 7 X 10/sup 8/ A/m/sup 2/ from numerical results, and the J /SUB c/ values that produce bias current margins of greater than 20 % are found by both numerical and experimental results to be less than 2 about 3 X 10/sup 8/ A/m/sup 2/. The switching delay obtained experimentally for a DCLgate with a J /SUB c/ value of 2 X 10/sup 8/ A/m/sup 2/ is 5.6 ps, which is in good agreement with the numerical result.
 Authors:
 Publication Date:
 Research Org.:
 Central Research Laboratory, Hitachi, Ltd., Kokubunji 185, Tokyo
 OSTI Identifier:
 6485609
 Report Number(s):
 CONF840937
Journal ID: CODEN: IEMGA
 Resource Type:
 Conference
 Resource Relation:
 Journal Name: IEEE Trans. Magn.; (United States); Journal Volume: MAG21:2; Conference: Applied superconductivity conference, San Diego, CA, USA, 9 Sep 1984
 Country of Publication:
 United States
 Language:
 English
 Subject:
 71 CLASSICAL AND QUANTUM MECHANICS, GENERAL PHYSICS; GATING CIRCUITS; PERFORMANCE; TIMING PROPERTIES; LOGIC CIRCUITS; JOSEPHSON JUNCTIONS; SWITCHING CIRCUITS; ELECTRONIC CIRCUITS; JUNCTIONS; SUPERCONDUCTING JUNCTIONS 420201*  Engineering Cryogenic Equipment & Devices
Citation Formats
Nishino, T., Hatano, Y., Kawabe, U., and Tarutani, Y.. Switching speed of DCLgates with highJ /SUB c/ Josephson junctions. United States: N. p., 1985.
Web.
Nishino, T., Hatano, Y., Kawabe, U., & Tarutani, Y.. Switching speed of DCLgates with highJ /SUB c/ Josephson junctions. United States.
Nishino, T., Hatano, Y., Kawabe, U., and Tarutani, Y.. 1985.
"Switching speed of DCLgates with highJ /SUB c/ Josephson junctions". United States.
doi:.
@article{osti_6485609,
title = {Switching speed of DCLgates with highJ /SUB c/ Josephson junctions},
author = {Nishino, T. and Hatano, Y. and Kawabe, U. and Tarutani, Y.},
abstractNote = {Switching speed and bias current margin of DCLgates composed of highJ /SUB c/ junctions are investigated by both numerical calculation and experimental measurement. It is shown that switching speed is improved by increasing J /SUB c/ . However, the switching speed and bias current margin of DCLgates are restricted by the increase in the minimum resetting current for the highJ /SUB c/ junction. The theoretical J /SUB c/ limit for a Nb oxide barrier junction is found to be about 7 X 10/sup 8/ A/m/sup 2/ from numerical results, and the J /SUB c/ values that produce bias current margins of greater than 20 % are found by both numerical and experimental results to be less than 2 about 3 X 10/sup 8/ A/m/sup 2/. The switching delay obtained experimentally for a DCLgate with a J /SUB c/ value of 2 X 10/sup 8/ A/m/sup 2/ is 5.6 ps, which is in good agreement with the numerical result.},
doi = {},
journal = {IEEE Trans. Magn.; (United States)},
number = ,
volume = MAG21:2,
place = {United States},
year = 1985,
month = 3
}

The use of Josephson devices as switching components for computer circuits was investigated including a study of the switching properties of the superconductorsemiconductorsuperconductor junction. The switching speeds of a single junction and a basic memory cell computed by numerical methods are comparable with the corresponding values for oxidebarrier junctions. Having a much lower Q than the conventional oxidebarrier junction, the junction should not show the previously experienced difficulties caused by junction resonances. The damping of plasma oscillations in the semiconductor junction is also more effective, leading to a shorter switching time. A new type of logic gate employing Josephson devicesmore »

Switching time limits of loaded or/and RCJL Josephson logic gates
The authors have investigated by computer simulation the performances of loaded OR/AND RCJL logic gates with fan in/fan out (2 or 3) and picosecond Josephson junctions (R /SUB N/ C greater than or equal to 2 ps). They propose new gate structures designed to have small turn on delay and taking the best advantage of fast junctions. The shunt on the input junction responsible of long t.o.d. is eliminated. The static and dynamic operation of the gates are analyzed to operate with moderate overdrive (20%), 25% static margins, low power dissipation in the subtenpicosecond range using available technology. 
Dynamic threshold characteristics of Josephson switching gates
This paper describes the dynamic threshold characteristics of Josephson switching gates. When high speed input signals are applied to the Josephson logic gate, the threshold characteristics of the gate are not always in accord with the wellknown static threshold curves. This is because the static threshold curves are affected by quantum flux change in Josephson junctions under the high speed operation. The dynamic threshold characteristics of two typical logic gates, one is the CIL gate and the other the interferometer, are described in detail. 
Anomalously large Josephson switching currents in low dissipation Josephson junctions
The authors have observed anomalously high values of the maximum switching current of Josephson junctions at temperatures where thermally activated switching was expected to drastically lower the maximum switching current. They show that these anomalously large switching currents are due to retrapping during the transition to the voltage state. They attribute this behavior to frequency dependent loading of the junctions by the package and readout circuitry. 
Synchronous switching of a large number of Josephson junctions
A single Josephson tunnel junction rapidly switches from zero voltage to the gas voltage of a few millivolts when the current bias exceeds the critical current. This paper describes a circuit which allows at least 400 junctions connected in series to be synchronously switched. Instead of a few millivolts for a single junction, an array of 400 junctions switches directly to one volt. The junctions, integrated into a stripline circuit similar to that described for series array voltage standards, are commonly biased by a dc current source. When the dc bias is increased the junction with the smallest critical currentmore »