skip to main content
OSTI.GOV title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Apparatus and method for synchronization of a coprocessor unit in a pipelined central processing unit

Abstract

This patent describes a pipelined central processing unit capable of executing a first set of instructions and special instructions. The central processing unit comprising: an instruction cache memory unit for storing instructions to be executed; an instruction register for processing an executing instruction from the instruction cache memory unit; an operand cache memory unit for storing operands to be processed; at least one operand register for storing an operand to be processed in response to the executing instruction; an arithmetic logic unit coupled to the instruction register and to the operand register for performing an operation on the operand to be processed in a manner determined by the executing instruction when the executing instruction is selected from the first set of instructions; storage means coupled to the coprocessor unit for storing a resulting operand provided by the coprocessor unit; first means coupled to the storage means and responsive to a presence of the resulting operand stored in the storage means for applying a first signal to the instruction register; and second means coupled to the instruction register and responsive to the first signal for preventing processing of an executing instruction when the executing instruction is a special instruction until themore » first signal is present.« less

Inventors:
;
Publication Date:
OSTI Identifier:
6473540
Patent Number(s):
US 4943915; A
Application Number:
PPN: US s 7-101984
Assignee:
Digital Equipment Corp., Maynard, MA (USA)
Resource Type:
Patent
Resource Relation:
Patent File Date: 29 Sep 1987
Country of Publication:
United States
Language:
English
Subject:
99 GENERAL AND MISCELLANEOUS//MATHEMATICS, COMPUTING, AND INFORMATION SCIENCE; ARRAY PROCESSORS; SYNCHRONIZATION; SUPERCOMPUTERS; PARALLEL PROCESSING; MEMORY DEVICES; COMPUTERS; DIGITAL COMPUTERS; PROGRAMMING; 990200* - Mathematics & Computers

Citation Formats

Wilhelm, N C, and Leonard, J S. Apparatus and method for synchronization of a coprocessor unit in a pipelined central processing unit. United States: N. p., 1990. Web.
Wilhelm, N C, & Leonard, J S. Apparatus and method for synchronization of a coprocessor unit in a pipelined central processing unit. United States.
Wilhelm, N C, and Leonard, J S. Tue . "Apparatus and method for synchronization of a coprocessor unit in a pipelined central processing unit". United States.
@article{osti_6473540,
title = {Apparatus and method for synchronization of a coprocessor unit in a pipelined central processing unit},
author = {Wilhelm, N C and Leonard, J S},
abstractNote = {This patent describes a pipelined central processing unit capable of executing a first set of instructions and special instructions. The central processing unit comprising: an instruction cache memory unit for storing instructions to be executed; an instruction register for processing an executing instruction from the instruction cache memory unit; an operand cache memory unit for storing operands to be processed; at least one operand register for storing an operand to be processed in response to the executing instruction; an arithmetic logic unit coupled to the instruction register and to the operand register for performing an operation on the operand to be processed in a manner determined by the executing instruction when the executing instruction is selected from the first set of instructions; storage means coupled to the coprocessor unit for storing a resulting operand provided by the coprocessor unit; first means coupled to the storage means and responsive to a presence of the resulting operand stored in the storage means for applying a first signal to the instruction register; and second means coupled to the instruction register and responsive to the first signal for preventing processing of an executing instruction when the executing instruction is a special instruction until the first signal is present.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {1990},
month = {7}
}