Battery saving frequency synthesizer arrangement
Patent
·
OSTI ID:6386889
An arrangement for reducing the amount of battery supplied power to a high frequency synthesizer. The phase-locked loop section of the synthesizer is periodically disconnected from the battery supplied power. In order to prevent substantial drift of the phase-locked loop during such power interruption, a control signal is provided for maintaining the VCO frequency. By minimizing the frequency drift, the loop can be re-locked in a short period of time following each power interruption.
- Assignee:
- General Electric Co.
- Patent Number(s):
- US 4521918
- Application Number:
- TRN: 85-027004
- OSTI ID:
- 6386889
- Resource Relation:
- Patent File Date: Filed date 10 Nov 1980; Other Information: PAT-APPL-205516
- Country of Publication:
- United States
- Language:
- English
Similar Records
Battery saving system for a frequency synthesizer
A 1.2-V 6-GHz Dual-Path Charge-Pump PLL Frequency Synthesizer for Quantum Control and Readout in CMOS 65-nm Process
A Voltage Controlled Oscillator for a Phase-Locked Loop Frequency Synthesizer in a Silicon-on-Sapphire Process
Patent
·
Tue Dec 23 00:00:00 EST 1986
·
OSTI ID:6386889
A 1.2-V 6-GHz Dual-Path Charge-Pump PLL Frequency Synthesizer for Quantum Control and Readout in CMOS 65-nm Process
Conference
·
Wed Oct 28 00:00:00 EDT 2020
·
OSTI ID:6386889
+1 more
A Voltage Controlled Oscillator for a Phase-Locked Loop Frequency Synthesizer in a Silicon-on-Sapphire Process
Thesis/Dissertation
·
Thu May 21 00:00:00 EDT 2009
·
OSTI ID:6386889