skip to main content
OSTI.GOV title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: High resolution digital delay timer

Abstract

A high resolution delay timer for generating an output pulse following a trigger pulse at a time delay interval preset with a resolution which is high relative to a low resolution available from supplied clock pulses is described comprising: first lumped constant delay means for inputting the trigger pulse and generating a first output signal at predetermined interpolation intervals corresponding to the high resolution; first latch means in series connection with the first lumped constant delay means for detecting edges of the supplied clock pulse and latching the first output signal in response to a first one of the edges after the trigger pulse to form first high resolution synchronizing delay data; input means for presetting a selected time delay interval with a first timing portion having a relatively low resolution and with a second timing portion having the high resolution; timer means in series with the input means and including counter means responsive to the first timing portion for relatively low resolution timing and second lumped constant delay means responsive to the second timing portion for timing at the high resolution wherein an internal pulse is generated at a delay temporally related to the preset time interval; circuit meansmore » in series with the timer means and receiving the internal pulse for initiating generation of second high resolution synchronizing delay data; and logic circuit means connected to receive the first and second synchronizing delay data in parallel for logically combining the first and second delay data and generating the output pulse synchronized with the trigger pulse and delayed by the preset high resolution time delay interval.« less

Inventors:
Publication Date:
OSTI Identifier:
5385573
Patent Number(s):
US 4719375
Assignee:
Dept. of Energy, Washington, DC
Resource Type:
Patent
Resource Relation:
Patent File Date: Filed date 9 May 1986
Country of Publication:
United States
Language:
English
Subject:
42 ENGINEERING; PULSE GENERATORS; CONTROL EQUIPMENT; TIMING PROPERTIES; DIGITAL SYSTEMS; OPERATION; RESOLUTION; SIGNALS; SYNCHRONIZATION; ELECTRONIC EQUIPMENT; EQUIPMENT; FUNCTION GENERATORS; 420800* - Engineering- Electronic Circuits & Devices- (-1989)

Citation Formats

Martin, A D. High resolution digital delay timer. United States: N. p., 1988. Web.
Martin, A D. High resolution digital delay timer. United States.
Martin, A D. Tue . "High resolution digital delay timer". United States.
@article{osti_5385573,
title = {High resolution digital delay timer},
author = {Martin, A D},
abstractNote = {A high resolution delay timer for generating an output pulse following a trigger pulse at a time delay interval preset with a resolution which is high relative to a low resolution available from supplied clock pulses is described comprising: first lumped constant delay means for inputting the trigger pulse and generating a first output signal at predetermined interpolation intervals corresponding to the high resolution; first latch means in series connection with the first lumped constant delay means for detecting edges of the supplied clock pulse and latching the first output signal in response to a first one of the edges after the trigger pulse to form first high resolution synchronizing delay data; input means for presetting a selected time delay interval with a first timing portion having a relatively low resolution and with a second timing portion having the high resolution; timer means in series with the input means and including counter means responsive to the first timing portion for relatively low resolution timing and second lumped constant delay means responsive to the second timing portion for timing at the high resolution wherein an internal pulse is generated at a delay temporally related to the preset time interval; circuit means in series with the timer means and receiving the internal pulse for initiating generation of second high resolution synchronizing delay data; and logic circuit means connected to receive the first and second synchronizing delay data in parallel for logically combining the first and second delay data and generating the output pulse synchronized with the trigger pulse and delayed by the preset high resolution time delay interval.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {1988},
month = {1}
}