VlSI-based high-performance raster image system. Final report, 19 September 1983-18 March 1986

Title: VlSI-based high-performance raster image system. Final report, 19 September 1983-18 March 1986

Full Record
Other Related Research

Abstract

Our research objective is to create affordable, high-performance, 3-D raster display systems that harness the highly parallel computational power of custom VLSI circuits. It was desirable to make this power available in an open system that encourages invention of new parallel algorithms for image generation and image processing. The system has many potential applications including flight and tactical displays, computer-aided mechanical design, and medical diagnosis and therapy. As in other systems, it includes an array of memory chips forming an image buffer from which the video screen is refreshed. The novel feature of our design is that our memory chips have been custom-designed to include processing circuitry so that each pixel (dot on display) can carry out its own image-generation calculations. Calculations are distributed throughout each chip in such a way that only a very small amount of circuitry is required for each pixel. In these chips, this processing circuitry takes up about one-third of the total area, with the remainder devoted to pixel memory. During the three years of this work, we have achieved significant experimental results were achieved. Algorithms have been for fast image generation, including very rapid rendering of spheres and shadow-casting (our system is the onlymore »« less

Authors:: Fuchs,; Poulton,

Publication Date:: 1986-05-08

Research Org.:: North Carolina Univ., Chapel Hill (USA). Dept. of Computer Science

OSTI Identifier:: 5206288

Report Number(s):: AD-A-169068/4/XAB

Resource Type:: Technical Report

Country of Publication:: United States

Language:: English

Subject:: 99 GENERAL AND MISCELLANEOUS//MATHEMATICS, COMPUTING, AND INFORMATION SCIENCE; INTEGRATED CIRCUITS; IMAGE PROCESSING; ALGORITHMS; BUFFERS; IMAGES; MECHANICAL PROPERTIES; MEMORY DEVICES; PARALLEL PROCESSING; POWER; PROCESSING; SPHERES; THERAPY; ELECTRONIC CIRCUITS; MATHEMATICAL LOGIC; MICROELECTRONIC CIRCUITS; PROGRAMMING; 990200* - Mathematics & Computers

Citation Formats


                    Fuchs,, and Poulton,. VlSI-based high-performance raster image system. Final report, 19 September 1983-18 March 1986.  United States: N. p., 1986. 
        Web.

Copy to clipboard


                    Fuchs,, & Poulton,. VlSI-based high-performance raster image system. Final report, 19 September 1983-18 March 1986.  United States.

Copy to clipboard


                    Fuchs,, and Poulton,. Thu .  
        "VlSI-based high-performance raster image system. Final report, 19 September 1983-18 March 1986".  United States.

Copy to clipboard


                    
@article{osti_5206288,

  title        = {VlSI-based high-performance raster image system. Final report, 19 September 1983-18 March 1986},

  author       = {Fuchs, and Poulton,},

  abstractNote = {Our research objective is to create affordable, high-performance, 3-D raster display systems that harness the highly parallel computational power of custom VLSI circuits. It was desirable to make this power available in an open system that encourages invention of new parallel algorithms for image generation and image processing. The system has many potential applications including flight and tactical displays, computer-aided mechanical design, and medical diagnosis and therapy. As in other systems, it includes an array of memory chips forming an image buffer from which the video screen is refreshed. The novel feature of our design is that our memory chips have been custom-designed to include processing circuitry so that each pixel (dot on display) can carry out its own image-generation calculations. Calculations are distributed throughout each chip in such a way that only a very small amount of circuitry is required for each pixel. In these chips, this processing circuitry takes up about one-third of the total area, with the remainder devoted to pixel memory. During the three years of this work, we have achieved significant experimental results were achieved. Algorithms have been for fast image generation, including very rapid rendering of spheres and shadow-casting (our system is the only graphics machine, to our knowledge, that can render true shadows in real time). Also designed were two custom integrated circuits for the machine; the new memory chip is the fastest memory so far designed in the university/VLSI community. These chips have been built into a running prototype. A full-scale, full-speed machine (512x512 pixels, 30,000 smooth-shaded triangles per second) is nearing completion.},

  doi          = {},

  url          = {https://www.osti.gov/biblio/5206288},
  journal      = {},
number       = ,

  volume       = ,

  place        = {United States},

  year         = {1986},

  month        = {5}

}

Copy to clipboard

Technical Report:

Other availability

Please see Document Availability for additional information on obtaining the full-text document. Library patrons may search WorldCat to identify libraries that may hold this item. Keep in mind that many technical reports are not cataloged in WorldCat.

Save / Share:

Export Metadata

Save to My Library

Similar records in OSTI.GOV collections:

Super Buffer: a systolic VLSI graphics engine for real-time raster image generation

Thesis/Dissertation Gharachlorloo, N

The new Super Buffer family of systems for real time generation of three dimensional, general-purpose, interactive and dynamic raster images is the subject of this thesis. In these systems the conventional 512 x 512 frame buffer is replaced by a 512 x 1 virtual scanline buffer. Image updating, buffering and refreshing are all performed by a single chip Systolic VLSI Raster Graphics Engine. The Engine is composed of an array of identical specialized Pixel Processors which collaborate to break the real time computation barrier by performing several billion Pixel operations per second in order to generate raster images in realmore »« less
A real-time VLSI-oriented architecture for a VQ-based color-image-coding algorithms

Miscellaneous Dezhgosha, K

There is a lack of real-time image coding architectures for reconstruction of excellent quality color TV images at low bit rates (1.0 bit per pixel). The objective of this research is to develop a novel real-time broadcast quality image coder with an acceptable low bit rate. Vector quantization (VQ) has been demonstrated to be the best approach for obtaining good to excellent quality images at low bit rates. But, high computational requirement of the VA has hindered its real-time implementation. In this dissertation, different VQ-based image coding algorithms are studied in conjunction with their potential underlying processor architectures for real-timemore »« less
A VLSI centroid extractor for real-time target tracking applications

Conference Axelrod, T S ; Tassinari, T F

The Automatic Centroid Extractor (ACE) is a CMOS VLSI chip that performs target extraction and centroiding functions for an extensible real-time target tracking system. Contiguous pixels whose intensities exceed a given threshold are grouped into separate objects, and three weighted sums of pixel intensities that can rapidly be converted to the target centroid and average intensity are calculated for each object. Proper assignment of contiguous pixels to their respective objects is guaranteed for all convex shapes and most concave shapes. Data for a NxM pixel image is processed in raster scan format with a maximum value of 1024 for Nmore »« less
Aspects of full-custom VLSI microprocessor design and implementation

Miscellaneous Lee, Daebum

There is a broad spectrum of design styles that have proven successful for the construction of VLSI circuits and systems. Semi-custom to full-custom design styles offer a wide range of resulting performance, expected turn-around time, and required design effort. Implementation alternatives, such as replacing dynamic memory for static memory to implement a denser on-chip memory, also exist at all levels of design hierarchy. To make the best use of scarce resources on a single chip microprocessor and to make the emerging CAD tools truly useful, alternatives in the implementation of a microprocessor must be carefully evaluated. The research reported inmore »« less
Defect detection and classification in VLSI pattern inspection

Thesis/Dissertation Chae, S I

Inspection of VLSI circuit patterns is becoming increasingly important in maintaining high yields as the scale of integration in electronic circuits continues to increase. Most mask- and wafer-inspection systems compare a die image to the image derived from the design data base. In this approach, some form of alignment between the acquired image and reference data is required and the volume of the data base becomes enormous as die complexity increases; in addition, defects cannot be classified. Alternative approaches studied in this work detect and classify defects by employing the geometric properties of local images. In the first approach, amore »« less

Similar Records