skip to main content
OSTI.GOV title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Verification of timing constraints on large digital systems

Abstract

A new approach to the verification of timing constraints on large digital systems has been developed. The associated algorithm is computationally efficient, and provides early and continuous feedback about the timing aspects of synchronous sequential circuits as they are designed. It also provides means for conveniently verifying the design section-by-section for designs that are too large to examine as a unit. This approach is new in that it uses a stable value to represent signals in the large majority of instances in which it is unnecessary to know whether the signals are true or false in order to examine satisfaction of the timing constraints. For the remaining instances, it represents the full value behavior of signals. This use of the stable value greatly reduces the number of states through which a digital system needs to be taken in the process of verifying its timing constraints. Not needing to know the values of most signals also greatly reduces the size of the data base needed to drive the verification process. Both of these savings are of exponential order. This approach thus makes feasible for the first time the exhaustive examination of complex digital circuits for satisfaction of timing constraints. A systemmore » has been implemented which takes a digital logic design specified in the SCALD Hardware Description Language, and verifies all of the timing constraints specified within it. This system has been used in the design of a very high-performance central processing unit, the S-1 Mark IIA processor. The use of the Timing Verifier allowed timing errors to be identified early in the design process. Such timely error elimination has permitted the design to be completed more rapidly, and has also supported the creation of a design which will perform more rapidly without timing errors, when it is implemented in hardware. 28 figures, 3 tables.« less

Authors:
Publication Date:
Research Org.:
California Univ., Livermore (USA). Lawrence Livermore National Lab.
OSTI Identifier:
5114864
Report Number(s):
UCRL-52995
DOE Contract Number:  
W-7405-ENG-48
Resource Type:
Technical Report
Country of Publication:
United States
Language:
English
Subject:
99 GENERAL AND MISCELLANEOUS//MATHEMATICS, COMPUTING, AND INFORMATION SCIENCE; COMPUTERS; DESIGN; LOGIC CIRCUITS; TIMING PROPERTIES; ALGORITHMS; DIGITAL SYSTEMS; SIMULATION; ELECTRONIC CIRCUITS; MATHEMATICAL LOGIC; 990200* - Mathematics & Computers

Citation Formats

McWilliams, T M. Verification of timing constraints on large digital systems. United States: N. p., 1980. Web.
McWilliams, T M. Verification of timing constraints on large digital systems. United States.
McWilliams, T M. 1980. "Verification of timing constraints on large digital systems". United States.
@article{osti_5114864,
title = {Verification of timing constraints on large digital systems},
author = {McWilliams, T M},
abstractNote = {A new approach to the verification of timing constraints on large digital systems has been developed. The associated algorithm is computationally efficient, and provides early and continuous feedback about the timing aspects of synchronous sequential circuits as they are designed. It also provides means for conveniently verifying the design section-by-section for designs that are too large to examine as a unit. This approach is new in that it uses a stable value to represent signals in the large majority of instances in which it is unnecessary to know whether the signals are true or false in order to examine satisfaction of the timing constraints. For the remaining instances, it represents the full value behavior of signals. This use of the stable value greatly reduces the number of states through which a digital system needs to be taken in the process of verifying its timing constraints. Not needing to know the values of most signals also greatly reduces the size of the data base needed to drive the verification process. Both of these savings are of exponential order. This approach thus makes feasible for the first time the exhaustive examination of complex digital circuits for satisfaction of timing constraints. A system has been implemented which takes a digital logic design specified in the SCALD Hardware Description Language, and verifies all of the timing constraints specified within it. This system has been used in the design of a very high-performance central processing unit, the S-1 Mark IIA processor. The use of the Timing Verifier allowed timing errors to be identified early in the design process. Such timely error elimination has permitted the design to be completed more rapidly, and has also supported the creation of a design which will perform more rapidly without timing errors, when it is implemented in hardware. 28 figures, 3 tables.},
doi = {},
url = {https://www.osti.gov/biblio/5114864}, journal = {},
number = ,
volume = ,
place = {United States},
year = {Thu May 01 00:00:00 EDT 1980},
month = {Thu May 01 00:00:00 EDT 1980}
}

Technical Report:
Other availability
Please see Document Availability for additional information on obtaining the full-text document. Library patrons may search WorldCat to identify libraries that may hold this item. Keep in mind that many technical reports are not cataloged in WorldCat.

Save / Share: