Compute-in-Memory Technologies and Architectures for Deep Learning Workloads

Ali, Mustafa; Roy, Sourjya; Saxena, Utkarsh; Sharma, Tanvi; Raghunathan, Anand; Roy, Kaushik

doi:10.1109/tvlsi.2022.3203583

Compute-in-Memory Technologies and Architectures for Deep Learning Workloads

Journal Article · 01 November 2022 · IEEE Transactions on Very Large Scale Integration (VLSI) Systems

DOI:https://doi.org/10.1109/tvlsi.2022.3203583· OSTI ID:2423196

^[1]; ^[1]; Saxena, Utkarsh ^[1]; ^[1]; Raghunathan, Anand ^[1]; ^[1]

School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA

Not provided.

Research Organization:: Argonne National Laboratory (ANL), Argonne, IL (United States)

Sponsoring Organization:: USDOE

DOE Contract Number:: AC02-06CH11357

OSTI ID:: 2423196

Journal Information:: IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Journal Name: IEEE Transactions on Very Large Scale Integration (VLSI) Systems Journal Issue: 11 Vol. 30; ISSN 1063-8210

Publisher:: IEEE

Country of Publication:: United States

Language:: English

References (88)

Aquabolt-XL: Samsung HBM2-PIM with in-memory processing for ML accelerators and beyond Kim, Jin Hyun; Kang, Shin-haeng; Lee, Sukhan 2021 IEEE Hot Chips 33 Symposium (HCS) https://doi.org/10.1109/HCS52781.2021.9567191	conference	August 2021
Temporal Coding in Spiking Neural Networks with Alpha Synaptic Function Comsa, Iulia M.; Potempa, Krzysztof; Versari, Luca ICASSP 2020 - 2020 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP) https://doi.org/10.1109/ICASSP40776.2020.9053856	conference	May 2020
Enabling Spike-Based Backpropagation for Training Deep Neural Network Architectures Lee, Chankyu; Sarwar, Syed Shakib; Panda, Priyadarshini Frontiers in Neuroscience, Vol. 14 https://doi.org/10.3389/fnins.2020.00119	journal	February 2020
Resistive Crossbars as Approximate Hardware Building Blocks for Machine Learning: Opportunities and Challenges Chakraborty, Indranil; Ali, Mustafa; Ankit, Aayush Proceedings of the IEEE, Vol. 108, Issue 12 https://doi.org/10.1109/JPROC.2020.3003007	journal	December 2020
NVM neuromorphic core with 64k-cell (256-by-256) phase change memory synaptic array with on-chip neuron circuits for continuous in-situ learning Kim, S.; Ishii, M.; Lewis, S. 2015 IEEE International Electron Devices Meeting (IEDM) https://doi.org/10.1109/iedm.2015.7409716	conference	December 2015
Xcel-RAM: Accelerating Binary Neural Networks in High-Throughput SRAM Compute Arrays Agrawal, Amogh; Jaiswal, Akhilesh; Roy, Deboleena IEEE Transactions on Circuits and Systems I: Regular Papers, Vol. 66, Issue 8 https://doi.org/10.1109/TCSI.2019.2907488	journal	August 2019
Hybrid memory cube new DRAM architecture increases density and performance Jeddeloh, Joe; Keeth, Brent 2012 Symposium on VLSI Technology (VLSIT) https://doi.org/10.1109/vlsit.2012.6242474	conference	June 2012
Reduction and IR-drop compensations techniques for reliable neuromorphic computing systems Liu, Beiye; Li, Hai; Chen, Yiran 2014 IEEE/ACM International Conference on Computer-Aided Design (ICCAD) https://doi.org/10.1109/ICCAD.2014.7001330	conference	November 2014
PRIME: a novel processing-in-memory architecture for neural network computation in ReRAM-based main memory Chi, Ping; Li, Shuangchen; Xu, Cong ACM SIGARCH Computer Architecture News, Vol. 44, Issue 3 https://doi.org/10.1145/3007787.3001140	journal	October 2016
Towards ADC-Less Compute-In-Memory Accelerators for Energy Efficient Deep Learning Saxena, Utkarsh; Chakraborty, Indranil; Roy, Kaushik 2022 Design, Automation & Test in Europe Conference & Exhibition (DATE) https://doi.org/10.23919/DATE54114.2022.9774573	conference	March 2022
SpiNNaker: A 1-W 18-Core System-on-Chip for Massively-Parallel Neural Network Simulation Painkras, Eustace; Plana, Luis A.; Garside, Jim IEEE Journal of Solid-State Circuits, Vol. 48, Issue 8 https://doi.org/10.1109/JSSC.2013.2259038	journal	August 2013
TraNNsformer: Neural network transformation for memristive crossbar based neuromorphic system design Ankit, Aayush; Sengupta, Abhronil; Roy, Kaushik 2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD) https://doi.org/10.1109/ICCAD.2017.8203823	conference	November 2017
Deep Residual Learning for Image Recognition He, Kaiming; Zhang, Xiangyu; Ren, Shaoqing 2016 IEEE Conference on Computer Vision and Pattern Recognition (CVPR) https://doi.org/10.1109/cvpr.2016.90	conference	June 2016
Neural Cache: Bit-Serial In-Cache Acceleration of Deep Neural Networks Eckert, Charles; Wang, Xiaowei; Wang, Jingcheng 2018 ACM/IEEE 45th Annual International Symposium on Computer Architecture (ISCA) https://doi.org/10.1109/ISCA.2018.00040	conference	June 2018
Volta: Performance and Programmability Choquette, Jack; Giroux, Olivier; Foley, Denis IEEE Micro, Vol. 38, Issue 2 https://doi.org/10.1109/mm.2018.022071134	journal	March 2018
A Twin-8T SRAM Computation-in-Memory Unit-Macro for Multibit CNN-Based AI Edge Processors Si, Xin; Liu, Rui; Yu, Shimeng IEEE Journal of Solid-State Circuits, Vol. 55, Issue 1 https://doi.org/10.1109/jssc.2019.2952773	journal	January 2020
Spin-Transfer Torque Memories: Devices, Circuits, and Systems Fong, Xuanyao; Kim, Yusung; Venkatesan, Rangharajan Proceedings of the IEEE, Vol. 104, Issue 7 https://doi.org/10.1109/JPROC.2016.2521712	journal	July 2016
ImageNet classification with deep convolutional neural networks Krizhevsky, Alex; Sutskever, Ilya; Hinton, Geoffrey E. Communications of the ACM, Vol. 60, Issue 6 https://doi.org/10.1145/3065386	journal	May 2017
Input-Splitting of Large Neural Networks for Power-Efficient Accelerator with Resistive Crossbar Memory Array Kim, Yulhwa; Kim, Hyungjun; Ahn, Daehyun Proceedings of the International Symposium on Low Power Electronics and Design https://doi.org/10.1145/3218603.3218605	conference	July 2018
RMP-SNN: Residual Membrane Potential Neuron for Enabling Deeper High-Accuracy and Low-Latency Spiking Neural Network Han, Bing; Srinivasan, Gopalakrishnan; Roy, Kaushik 2020 IEEE/CVF Conference on Computer Vision and Pattern Recognition (CVPR) https://doi.org/10.1109/CVPR42600.2020.01357	conference	June 2020
15.5 A 28nm 64Kb 6T SRAM Computing-in-Memory Macro with 8b MAC Operation for AI Edge Chips Si, Xin; Tu, Yung-Ning; Huang, Wei-Hsing 2020 IEEE International Solid- State Circuits Conference - (ISSCC) https://doi.org/10.1109/ISSCC19947.2020.9062995	conference	February 2020
TensorDIMM Kwon, Youngeun; Lee, Yunjae; Rhu, Minsoo Proceedings of the 52nd Annual IEEE/ACM International Symposium on Microarchitecture https://doi.org/10.1145/3352460.3358284	conference	October 2019
DRISA: a DRAM-based Reconfigurable In-Situ Accelerator Li, Shuangchen; Niu, Dimin; Malladi, Krishna T. Proceedings of the 50th Annual IEEE/ACM International Symposium on Microarchitecture - MICRO-50 '17 https://doi.org/10.1145/3123939.3123977	conference	January 2017
Design Tools for Resistive Crossbar based Machine Learning Accelerators Chakraborty, Indranil; Roy, Sourjya; Sridharan, Shrihari 2021 IEEE 3rd International Conference on Artificial Intelligence Circuits and Systems (AICAS) https://doi.org/10.1109/AICAS51828.2021.9458433	conference	June 2021
Phase Change Memory Wong, H. -S. Philip; Raoux, Simone; Kim, SangBum Proceedings of the IEEE, Vol. 98, Issue 12 https://doi.org/10.1109/JPROC.2010.2070050	journal	December 2010
CxDNN: Hardware-software Compensation Methods for Deep Neural Networks on Resistive Crossbar Systems Jain, Shubham; Raghunathan, Anand ACM Transactions on Embedded Computing Systems, Vol. 18, Issue 6 https://doi.org/10.1145/3362035	journal	January 2020
RecNMP: Accelerating Personalized Recommendation with Near-Memory Processing Ke, Liu; Gupta, Udit; Cho, Benjamin Youngjae 2020 ACM/IEEE 47th Annual International Symposium on Computer Architecture (ISCA) https://doi.org/10.1109/ISCA45697.2020.00070	conference	May 2020
ELP2IM: Efficient and Low Power Bitwise Operation Processing in DRAM Xin, Xin; Zhang, Youtao; Yang, Jun 2020 IEEE International Symposium on High Performance Computer Architecture (HPCA) https://doi.org/10.1109/HPCA47549.2020.00033	conference	February 2020
Deep In-Memory Architectures in SRAM: An Analog Approach to Approximate Computing Kang, Mingu; Gonugondla, Sujan K.; Shanbhag, Naresh R. Proceedings of the IEEE, Vol. 108, Issue 12 https://doi.org/10.1109/JPROC.2020.3034117	journal	December 2020
SOT-MRAM Based Analog in-Memory Computing for DNN Inference Doevenspeck, J.; Garello, K.; Verhoef, B. 2020 IEEE Symposium on VLSI Technology https://doi.org/10.1109/VLSITechnology18217.2020.9265099	conference	June 2020
In-memory computing with ferroelectrics Yang, Rui Nature Electronics, Vol. 3, Issue 5 https://doi.org/10.1038/s41928-020-0411-2	journal	May 2020
Mapping Binary ResNets on Computing-In-Memory Hardware with Low-bit ADCs Kim, Yulhwa; Kim, Hyungjun; Park, Jihoon 2021 Design, Automation & Test in Europe Conference & Exhibition (DATE) https://doi.org/10.23919/DATE51398.2021.9474056	conference	February 2021
PipeLayer: A Pipelined ReRAM-Based Accelerator for Deep Learning Song, Linghao; Qian, Xuehai; Li, Hai 2017 IEEE International Symposium on High-Performance Computer Architecture (HPCA), 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA) https://doi.org/10.1109/HPCA.2017.55	conference	February 2017
ISAAC: a convolutional neural network accelerator with in-situ analog arithmetic in crossbars Shafiee, Ali; Nag, Anirban; Muralimanohar, Naveen ACM SIGARCH Computer Architecture News, Vol. 44, Issue 3 https://doi.org/10.1145/3007787.3001139	journal	June 2016
Q-PIM: A Genetic Algorithm based Flexible DNN Quantization Method and Application to Processing-In-Memory Platform Long, Yun; Lee, Edward; Kim, Daehyun 2020 57th ACM/IEEE Design Automation Conference (DAC) https://doi.org/10.1109/DAC18072.2020.9218737	conference	July 2020
Enabling Robust SOT-MTJ Crossbars for Machine Learning using Sparsity-Aware Device-Circuit Co-design Sharma, Tanvi; Wang, Cheng; Agrawal, Amogh 2021 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED) https://doi.org/10.1109/ISLPED52811.2021.9502492	conference	July 2021
IMPULSE: A 65-nm Digital Compute-in-Memory Macro With Fused Weights and Membrane Potential for Spike-Based Sequential Learning Tasks Agrawal, Amogh; Ali, Mustafa; Koo, Minsuk IEEE Solid-State Circuits Letters, Vol. 4 https://doi.org/10.1109/LSSC.2021.3092727	journal	January 2021
A review of emerging non-volatile memory (NVM) technologies and applications Chen, An Solid-State Electronics, Vol. 125 https://doi.org/10.1016/j.sse.2016.07.006	journal	November 2016
SPARE: Spiking Neural Network Acceleration Using ROM-Embedded RAMs as In-Memory-Computation Primitives Agrawal, Amogh; Ankit, Aayush; Roy, Kaushik IEEE Transactions on Computers, Vol. 68, Issue 8 https://doi.org/10.1109/TC.2018.2867048	journal	August 2019
14.3 A 65nm Computing-in-Memory-Based CNN Processor with 2.9-to-35.8TOPS/W System Energy Efficiency Using Dynamic-Sparsity Performance-Scaling Architecture and Energy-Efficient Inter/Intra-Macro Data Reuse Yue, Jinshan; Yuan, Zhe; Feng, Xiaoyu 2020 IEEE International Solid- State Circuits Conference - (ISSCC) https://doi.org/10.1109/ISSCC19947.2020.9062958	conference	February 2020
PIM-DRAM: Accelerating Machine Learning Workloads Using Processing in Commodity DRAM Roy, Sourjya; Ali, Mustafa; Raghunathan, Anand IEEE Journal on Emerging and Selected Topics in Circuits and Systems, Vol. 11, Issue 4 https://doi.org/10.1109/JETCAS.2021.3127517	journal	December 2021
In-Memory Low-Cost Bit-Serial Addition Using Commodity DRAM Technology Ali, Mustafa F.; Jaiswal, Akhilesh; Roy, Kaushik IEEE Transactions on Circuits and Systems I: Regular Papers, Vol. 67, Issue 1 https://doi.org/10.1109/TCSI.2019.2945617	journal	January 2020
Fundamental limits on the precision of in-memory architectures Gonugondla, Sujan K.; Sakr, Charbel; Dbouk, Hassan Proceedings of the 39th International Conference on Computer-Aided Design https://doi.org/10.1145/3400302.3416344	conference	November 2020
Softermax: Hardware/Software Co-Design of an Efficient Softmax for Transformers Stevens, Jacob R.; Venkatesan, Rangharajan; Dai, Steve 2021 58th ACM/IEEE Design Automation Conference (DAC) https://doi.org/10.1109/DAC18074.2021.9586134	conference	December 2021
A Programmable Heterogeneous Microprocessor Based on Bit-Scalable In-Memory Computing Jia, Hongyang; Valavi, Hossein; Tang, Yinqi IEEE Journal of Solid-State Circuits, Vol. 55, Issue 9 https://doi.org/10.1109/JSSC.2020.2987714	journal	September 2020
Fast-classifying, high-accuracy spiking deep networks through weight and threshold balancing Diehl, Peter U.; Neil, Daniel; Binas, Jonathan 2015 International Joint Conference on Neural Networks (IJCNN) https://doi.org/10.1109/ijcnn.2015.7280696	conference	July 2015
NeuroSim: A Circuit-Level Macro Model for Benchmarking Neuro-Inspired Architectures in Online Learning Chen, Pai-Yu; Peng, Xiaochen; Yu, Shimeng IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 37, Issue 12 https://doi.org/10.1109/TCAD.2018.2789723	journal	December 2018
R-MRAM: A ROM-Embedded STT MRAM Cache Lee, Dongsoo; Fong, Xuanyao; Roy, Kaushik IEEE Electron Device Letters, Vol. 34, Issue 10 https://doi.org/10.1109/LED.2013.2279137	journal	October 2013
Design-Technology Co-Optimizations (DTCO) for General-Purpose Computing In-Memory Based on 55nm NOR Flash Technology Feng, Yang; Chen, Bing; Liu, Jing 2021 IEEE International Electron Devices Meeting (IEDM) https://doi.org/10.1109/IEDM19574.2021.9720625	conference	December 2021
Ferroelectric FET analog synapse for acceleration of deep neural network training Jerry, Matthew; Chen, Pai-Yu; Zhang, Jianchi 2017 IEEE International Electron Devices Meeting (IEDM) https://doi.org/10.1109/IEDM.2017.8268338	conference	December 2017
In-Memory Computing: Advances and Prospects Verma, Naveen; Jia, Hongyang; Valavi, Hossein IEEE Solid-State Circuits Magazine, Vol. 11, Issue 3 https://doi.org/10.1109/MSSC.2019.2922889	journal	January 2019
Technology Aware Training in Memristive Neuromorphic Systems for Nonideal Synaptic Crossbars Chakraborty, Indranil; Roy, Deboleena; Roy, Kaushik IEEE Transactions on Emerging Topics in Computational Intelligence, Vol. 2, Issue 5 https://doi.org/10.1109/TETCI.2018.2829919	journal	October 2018
U-Net: Convolutional Networks for Biomedical Image Segmentation Ronneberger, Olaf; Fischer, Philipp; Brox, Thomas Medical Image Computing and Computer-Assisted Intervention – MICCAI 2015: 18th International Conference, Munich, Germany, October 5-9, 2015, Proceedings, Part III https://doi.org/10.1007/978-3-319-24574-4_28	book	November 2015
Analogue signal and image processing with large memristor crossbars Li, Can; Hu, Miao; Li, Yunning Nature Electronics, Vol. 1, Issue 1 https://doi.org/10.1038/s41928-017-0002-z	journal	December 2017
High-Performance Mixed-Signal Neurocomputing With Nanoscale Floating-Gate Memory Cell Arrays Merrikh-Bayat, Farnood; Guo, Xinjie; Klachko, Michael IEEE Transactions on Neural Networks and Learning Systems, Vol. 29, Issue 10 https://doi.org/10.1109/TNNLS.2017.2778940	journal	October 2018
Spiking Neural Networks with Improved Inherent Recurrence Dynamics for Sequential Learning Ponghiran, Wachirawit; Roy, Kaushik Proceedings of the AAAI Conference on Artificial Intelligence, Vol. 36, Issue 7 https://doi.org/10.1609/aaai.v36i7.20771	journal	June 2022
Basic principles of STT-MRAM cell operation in memory arrays Khvalkovskiy, A. V.; Apalkov, D.; Watts, S. Journal of Physics D: Applied Physics, Vol. 46, Issue 7 https://doi.org/10.1088/0022-3727/46/7/074001	journal	February 2013
8T SRAM Cell as a Multibit Dot-Product Engine for Beyond Von Neumann Computing Jaiswal, Akhilesh; Chakraborty, Indranil; Agrawal, Amogh IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 27, Issue 11 https://doi.org/10.1109/TVLSI.2019.2929245	journal	November 2019
Assessing merged DRAM/Logic technology Kim, Ytong-Bin; Chen, Tom W. Integration, Vol. 27, Issue 2 https://doi.org/10.1016/s0167-9260(99)00006-1	journal	July 1999
Trends in Analog and Digital Intensive Compute-in-SRAM Designs Sehgal, Rishabh; Kulkarni, Jaydeep P. 2021 IEEE 3rd International Conference on Artificial Intelligence Circuits and Systems (AICAS) https://doi.org/10.1109/AICAS51828.2021.9458576	conference	June 2021
S-FLASH: A NAND Flash-based Deep Neural Network Accelerator Exploiting Bit-level Sparsity Kang, Myeonggu; Kim, Hyeonuk; Shin, Hyein IEEE Transactions on Computers https://doi.org/10.1109/TC.2021.3082003	journal	January 2021
PUMA: A Programmable Ultra-efficient Memristor-based Accelerator for Machine Learning Inference Ankit, Aayush; Hajj, Izzat El; Chalamalasetti, Sai Rahul ASPLOS '19: Architectural Support for Programming Languages and Operating Systems, Proceedings of the Twenty-Fourth International Conference on Architectural Support for Programming Languages and Operating Systems https://doi.org/10.1145/3297858.3304049	conference	April 2019
Accurate deep neural network inference using computational phase-change memory Joshi, Vinay; Le Gallo, Manuel; Haefeli, Simon Nature Communications, Vol. 11, Issue 1 https://doi.org/10.1038/s41467-020-16108-9	journal	May 2020
In-Datacenter Performance Analysis of a Tensor Processing Unit Jouppi, Norman P.; Borchers, Al; Boyle, Rick Proceedings of the 44th Annual International Symposium on Computer Architecture - ISCA '17 https://doi.org/10.1145/3079856.3080246	conference	January 2017
SIMDRAM: a framework for bit-serial SIMD processing using DRAM Hajinazar, Nastaran; Oliveira, Geraldo F.; Gregorio, Sven Proceedings of the 26th ACM International Conference on Architectural Support for Programming Languages and Operating Systems https://doi.org/10.1145/3445814.3446749	conference	April 2021
NVIDIA A100 GPU: Performance & Innovation for GPU Computing Choquette, Jack; Gandhi, Wish 2020 IEEE Hot Chips 32 Symposium (HCS) https://doi.org/10.1109/HCS49909.2020.9220622	conference	August 2020
CIM-SECDED: A 40nm 64Kb Compute In-Memory RRAM Macro with ECC Enabling Reliable Operation Crafton, Brian; Spetalnick, Samuel; Yoon, Jong-Hyeok 2021 IEEE Asian Solid-State Circuits Conference (A-SSCC) https://doi.org/10.1109/A-SSCC53895.2021.9634742	conference	November 2021
GENIEx: A Generalized Approach to Emulating Non-Ideality in Memristive Xbars using Neural Networks Chakraborty, Indranil; Fayez Ali, Mustafa; Eun Kim, Dong 2020 57th ACM/IEEE Design Automation Conference (DAC) https://doi.org/10.1109/dac18072.2020.9218688	conference	July 2020
RRAM for Compute-in-Memory: From Inference to Training Yu, Shimeng; Shim, Wonbo; Peng, Xiaochen IEEE Transactions on Circuits and Systems I: Regular Papers, Vol. 68, Issue 7 https://doi.org/10.1109/TCSI.2021.3072200	journal	July 2021
BLADE: An in-Cache Computing Architecture for Edge Devices Simon, William Andrew; Qureshi, Yasir Mahmood; Rios, Marco IEEE Transactions on Computers, Vol. 69, Issue 9 https://doi.org/10.1109/TC.2020.2972528	journal	September 2020
You Only Look Once: Unified, Real-Time Object Detection Redmon, Joseph; Divvala, Santosh; Girshick, Ross 2016 IEEE Conference on Computer Vision and Pattern Recognition (CVPR) https://doi.org/10.1109/CVPR.2016.91	conference	June 2016
Neurocube: A Programmable Digital Neuromorphic Architecture with High-Density 3D Memory Kim, Duckhwan; Kung, Jaeha; Chai, Sek 2016 ACM/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA) https://doi.org/10.1109/ISCA.2016.41	conference	June 2016
Newton: A DRAM-maker’s Accelerator-in-Memory (AiM) Architecture for Machine Learning He, Mingxuan; Song, Choungki; Kim, Ilkon 2020 53rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO) https://doi.org/10.1109/MICRO50266.2020.00040	conference	October 2020
ReTransformer Yang, Xiaoxuan; Yan, Bonan; Li, Hai Proceedings of the 39th International Conference on Computer-Aided Design https://doi.org/10.1145/3400302.3415640	conference	November 2020
Bi-Real Net: Enhancing the Performance of 1-Bit CNNs with Improved Representational Capability and Advanced Training Algorithm Liu, Zechun; Wu, Baoyuan; Luo, Wenhan Computer Vision – ECCV 2018 https://doi.org/10.1007/978-3-030-01267-0_44	book	January 2018
DrAcc: a DRAM based Accelerator for Accurate CNN Inference Deng, Quan; Jiang, Lei; Zhang, Youtao 2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC) https://doi.org/10.1109/DAC.2018.8465866	conference	June 2018
An Embedded nand Flash-Based Compute-In-Memory Array Demonstrated in a Standard Logic Process Kim, Minsu; Liu, Muqing; Everson, Luke R. IEEE Journal of Solid-State Circuits, Vol. 57, Issue 2 https://doi.org/10.1109/JSSC.2021.3098671	journal	February 2022
Metal–Oxide RRAM Wong, H.-S. Philip; Lee, Heng-Yuan; Yu, Shimeng Proceedings of the IEEE, Vol. 100, Issue 6, p. 1951-1970 https://doi.org/10.1109/JPROC.2012.2190369	journal	June 2012
RecSSD: near data processing for solid state drive based recommendation inference Wilkening, Mark; Gupta, Udit; Hsia, Samuel Proceedings of the 26th ACM International Conference on Architectural Support for Programming Languages and Operating Systems https://doi.org/10.1145/3445814.3446763	conference	April 2021
Algorithm/Hardware Co-Design for In-Memory Neural Network Computing with Minimal Peripheral Circuit Overhead Kim, Hyungjun; Kim, Yulhwa; Ryu, Sungju 2020 57th ACM/IEEE Design Automation Conference (DAC) https://doi.org/10.1109/DAC18072.2020.9218657	conference	July 2020
X-SRAM: Enabling In-Memory Boolean Computations in CMOS Static Random Access Memories Agrawal, Amogh; Jaiswal, Akhilesh; Lee, Chankyu IEEE Transactions on Circuits and Systems I: Regular Papers, Vol. 65, Issue 12 https://doi.org/10.1109/TCSI.2018.2848999	journal	December 2018
PANTHER: A Programmable Architecture for Neural Network Training Harnessing Energy-Efficient ReRAM Ankit, Aayush; Hajj, Izzat El; Chalamalasetti, Sai Rahul IEEE Transactions on Computers, Vol. 69, Issue 8 https://doi.org/10.1109/tc.2020.2998456	journal	August 2020
Tutorial: Brain-inspired computing using phase-change memory devices Sebastian, Abu; Le Gallo, Manuel; Burr, Geoffrey W. Journal of Applied Physics, Vol. 124, Issue 11 https://doi.org/10.1063/1.5042413	journal	September 2018
Eyeriss: A Spatial Architecture for Energy-Efficient Dataflow for Convolutional Neural Networks Chen, Yu-Hsin; Emer, Joel; Sze, Vivienne 2016 ACM/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA) https://doi.org/10.1109/isca.2016.40	conference	June 2016
A 35.5-127.2 TOPS/W Dynamic Sparsity-Aware Reconfigurable-Precision Compute-in-Memory SRAM Macro for Machine Learning Ali, Mustafa; Chakraborty, Indranil; Saxena, Utkarsh IEEE Solid-State Circuits Letters, Vol. 4 https://doi.org/10.1109/LSSC.2021.3093354	journal	January 2021
Area Efficient ROM-Embedded SRAM Cache Lee, Dongsoo; Roy, Kaushik IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 21, Issue 9 https://doi.org/10.1109/TVLSI.2012.2217514	journal	September 2013
A Relaxed Quantization Training Method for Hardware Limitations of Resistive Random Access Memory (ReRAM)-Based Computing-in-Memory Wei, Wei-Chen; Jhang, Chuan-Jia; Chen, Yi-Ren IEEE Journal on Exploratory Solid-State Computational Devices and Circuits, Vol. 6, Issue 1 https://doi.org/10.1109/JXCDC.2020.2992306	journal	June 2020
Tetris Gao, Mingyu; Pu, Jing; Yang, Xuan ACM SIGARCH Computer Architecture News, Vol. 45, Issue 1 https://doi.org/10.1145/3093337.3037702	journal	April 2017

Similar Records

Ferroelectric capacitors and field-effect transistors as in-memory computing elements for machine learning workloads

Journal Article · 2024 · Scientific Reports · OSTI ID:2581900

Variation-Resilient FeFET-Based In-Memory Computing Leveraging Probabilistic Deep Learning

Journal Article · 2024 · IEEE Transactions on Electron Devices · OSTI ID:2341283

Deep learning for computational chemistry

Journal Article · 2017 · Journal of Computational Chemistry · OSTI ID:1406688

Related Subjects

Computer Science
Engineering

Compute-in-Memory Technologies and Architectures for Deep Learning Workloads

Citation Formats

References (88)

Similar Records

Related Subjects