Modeling and simulation of a readout architecture for pixel detectors
Conference
·
OSTI ID:2158
This paper analyzes in detail some theoretical aspects in the modeling of a proposed readout architecture for pixel detectors. The readout architecture is designed for a chip containing about 3000 pixels of 50{micro}m x 400{micro}m. The main objective is to get the maximum pixel hit readout with the minimum probability of hit loss. The readout architecture is modeled as a Marcov stochastic process. The pixel front-end and readout are simulated and tested with Montecarlo data. The simulations allow to optimize the communication channel bandwidths and local buffering. The probability of system overflow of the simulated system is confronted with the one obtained by modeling.
- Research Organization:
- Fermi National Accelerator Laboratory, Batavia, IL
- Sponsoring Organization:
- USDOE Office of Science (SC)
- OSTI ID:
- 2158
- Report Number(s):
- FERMILAB-Conf-98/355-E; ON: DE00002158
- Resource Relation:
- Conference: Nuclear Science Symposium 98, Toronto, Canada, November 8-14, 1998
- Country of Publication:
- United States
- Language:
- English
Similar Records
Optimization of a readout architecture for pixel detectors
Dead-time free pixel readout architecture for ATLAS front-end IC
Test beam performance measurements for the Phase I upgrade of the CMS pixel detector
Conference
·
Fri Oct 08 00:00:00 EDT 1999
·
OSTI ID:2158
Dead-time free pixel readout architecture for ATLAS front-end IC
Journal Article
·
Tue Jun 01 00:00:00 EDT 1999
· IEEE Transactions on Nuclear Science
·
OSTI ID:2158
+4 more
Test beam performance measurements for the Phase I upgrade of the CMS pixel detector
Journal Article
·
Tue May 30 00:00:00 EDT 2017
· Journal of Instrumentation
·
OSTI ID:2158
+485 more