Scalable polylithic on-package integratable apparatus and method
Patent
·
OSTI ID:1987194
Described is an apparatus which comprises: a first die including: a processing core; a crossbar switch coupled to the processing core; and a first edge interface coupled to the crossbar switch; and a second die including: a first edge interface positioned at a periphery of the second die and coupled to the first edge interface of the first die, wherein the first edge interface of the first die and the first edge interface of the second die are positioned across each other; a clock synchronization circuit coupled to the second edge interface; and a memory interface coupled to the clock synchronization circuit.
- Research Organization:
- Intel Corporation, Santa Clara, CA (United States)
- Sponsoring Organization:
- USDOE
- Assignee:
- Intel Corporation (Santa Clara, CA)
- Patent Number(s):
- RE49,439
- Application Number:
- 16/703,812
- OSTI ID:
- 1987194
- Country of Publication:
- United States
- Language:
- English
Similar Records
Scalable polylithic on-package integratable apparatus and method
Monitor apparatus and method of determining appliance size
Method and apparatus for synchronizing clocks prior to the execution of a flush operation
Patent
·
2017
·
OSTI ID:1411393
Monitor apparatus and method of determining appliance size
Patent
·
1986
·
OSTI ID:7155594
Method and apparatus for synchronizing clocks prior to the execution of a flush operation
Patent
·
1989
·
OSTI ID:6024729