A sub-picosecond digitally-controlled phase delay
Journal Article
·
· Journal of Instrumentation
The use of precision timing measurements will be a major tool at the HL-LHC, where it will be used to suppress pile-up and to search for long-lived particles. To control a reference clock with sub-picosecond accuracy, we have fabricated in the TSMC 65 nm process a digitally controlled phase shifter. It is composed of a chain of 66 cells, each with a digitally controlled planar wave guide with either a short or long delay. With this a reference clock’s phase can be controlled to a precision of 200 fs with dynamic range of 12 ps.
- Research Organization:
- Univ. of Minnesota, Minneapolis, MN (United States)
- Sponsoring Organization:
- USDOE Office of Science (SC)
- DOE Contract Number:
- SC0020185
- OSTI ID:
- 1979431
- Journal Information:
- Journal of Instrumentation, Vol. 17, Issue 03; ISSN 1748-0221
- Publisher:
- Institute of Physics (IOP)
- Country of Publication:
- United States
- Language:
- English
A Precision Pure Clock Distribution System
|
conference | March 2020 |
Optical Fiber Delay-Line Signal Processing
|
journal | March 1985 |
A 1–20 GHz 400 ps true-time delay with small delay error in 0.13 µm CMOS for broadband phased array antennas
|
conference | May 2015 |
Novel Trombone Topology for Wideband True-Time-Delay Implementation
|
journal | April 2020 |
Similar Records
A sub-picosecond digital clock monitoring system
A CMOS delay locked loop and sub-nanosecond time-to-digital converter chip
A CMOS delay locked loop and sub-nanosecond time-to-digital converter chip
Journal Article
·
2023
· Journal of Instrumentation
·
OSTI ID:2420157
+1 more
A CMOS delay locked loop and sub-nanosecond time-to-digital converter chip
Conference
·
1995
·
OSTI ID:197825
A CMOS delay locked loop and sub-nanosecond time-to-digital converter chip
Journal Article
·
1996
· IEEE Transactions on Nuclear Science
·
OSTI ID:276487
+1 more