Enforcing central processing unit quality of service guarantees when servicing accelerator requests
Systems, apparatuses, and methods for enforcing processor quality of service guarantees when servicing system service requests (SSRs) are disclosed. A system includes a first processor executing an operating system and a second processor executing an application which generates SSRs for the first processor to service. The first processor monitors the number of cycles spent servicing SSRs over a previous time interval, and if this number of cycles is above a threshold, the first processor starts delaying the servicing of subsequent SSRs. In one implementation, if the previous delay was non-zero, the first processor increases the delay used in the servicing of subsequent SSRs. If the number of cycles is less than or equal to the threshold, then the first processor services SSRs without delay. As the delay is increased, the second processor begins to stall and its SSR generation rate falls, reducing the load on the first processor.
- Research Organization:
- Lawrence Livermore National Laboratory (LLNL), Livermore, CA (United States); Advanced Micro Devices, Inc., Santa Clara, CA (United States)
- Sponsoring Organization:
- USDOE
- DOE Contract Number:
- AC52-07NA27344
- Assignee:
- Advanced Micro Devices, Inc. (Santa Clara, CA)
- Patent Number(s):
- 11,275,613
- Application Number:
- 15/954,382
- OSTI ID:
- 1892709
- Country of Publication:
- United States
- Language:
- English
Mixed-Criticality Scheduling with I/O
|
conference | July 2016 |
System Noise Revisited: Enabling Application Scalability and Reproducibility with SMT
|
conference | May 2016 |
vBalance
|
conference | October 2012 |
Similar Records
Understanding consumer response to service guarantees
Transmittal of guidance on use and enforcement of CERCLA information requests and administrative subpoenas