Methods and apparatus to detect and annotate backedges in a dataflow graph

ChoFleming, Jr., Kermin E.; Tithi, Jesmin Jahan; Cranmer, Joshua; Srinivasan, Suresh

Methods and apparatus to detect and annotate backedges in a dataflow graph

Patent · 08 June 2021

OSTI ID:1824057

ChoFleming, Jr., Kermin E.; Tithi, Jesmin Jahan; Cranmer, Joshua; Srinivasan, Suresh

Disclosed examples to detect and annotate backedges in data-flow graphs include: a characteristic detector to store a node characteristic identifier in memory in association with a first node of a dataflow graph; a characteristic comparator to compare the node characteristic identifier with a reference criterion; and a backedge identifier generator to generate a backedge identifier indicative of a backedge between the first node and a second node of the dataflow graph based on the comparison, the memory to store the backedge identifier in association with a connection arc between the first and second nodes.

View Patent

Research Organization:: Intel Corporation, Santa Clara, CA (United States)

Sponsoring Organization:: USDOE

Assignee:: Intel Corporation (Santa Clara, CA)

Patent Number(s):: 11,029,927

Application Number:: 16/370,935

OSTI ID:: 1824057

Country of Publication:: United States

Language:: English

References (50)

Transport-triggering vs. operation-triggering Hoogerbrugge, Jan; Corporaal, Henk Lecture Notes in Computer Science https://doi.org/10.1007/3-540-57877-3_29	book	January 1994
On-Chip Networks Jerger, Natalie Enright; Peh, Li-Shiuan Synthesis Lectures on Computer Architecture https://doi.org/10.1007/978-3-031-01725-4	book	January 2009
ADRES: An Architecture with Tightly Coupled VLIW Processor and Coarse-Grained Reconfigurable Matrix Mei, Bingfeng; Vernalde, Serge; Verkest, Diederik Field Programmable Logic and Application https://doi.org/10.1007/978-3-540-45234-8_7	book	January 2003
Deterministic Parallel Processing Panesar, Gajinder; Towner, Daniel; Duller, Andrew International Journal of Parallel Programming, Vol. 34, Issue 4 https://doi.org/10.1007/s10766-006-0019-9	journal	August 2006
Executing a program on the MIT tagged-token dataflow architecture No authors listed IEEE Transactions on Computers, Vol. 39, Issue 3, p. 300-318 https://doi.org/10.1109/12.48862	journal	March 1990
Asim: a performance model framework Emer, J.; Ahuja, P.; Borch, E. Computer, Vol. 35, Issue 2 https://doi.org/10.1109/2.982918	journal	January 2002
Theory of latency-insensitive design Carloni, L. P.; McMillan, K. L.; Sangiovanni-Vincentelli, A. L. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 20, Issue 9 https://doi.org/10.1109/43.945302	journal	January 2001
Speed and area tradeoffs in cluster-based FPGA architectures Marquardt, A.; Betz, V.; Rose, J. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 8, Issue 1 https://doi.org/10.1109/92.820764	journal	February 2000
A method to estimate the energy consumption of deep neural networks Yang, Tien-Ju; Chen, Yu-Hsin; Emer, Joel 2017 51st Asilomar Conference on Signals, Systems, and Computers https://doi.org/10.1109/ACSSC.2017.8335698	conference	October 2017
Minimizing buffer requirements for throughput constrained parallel execution of synchronous dataflow graph Shin, Tae-ho; Oh, Hyunok; Ha, Soonhoi 16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011) https://doi.org/10.1109/ASPDAC.2011.5722178	conference	January 2011
An Empirical Study of Iterative Data-Flow Analysis Cooper, Keith D.; Harvey, Timothy J.; Kennedy, Ken 2006 15th International Conference on Computing https://doi.org/10.1109/CIC.2006.22	conference	November 2006
Hardware for machine learning: Challenges and opportunities Sze, Vivienne; Chen, Yu-Hsin; Emer, Joel 2017 IEEE Custom Integrated Circuits Conference (CICC) https://doi.org/10.1109/CICC.2017.7993626	conference	April 2017
Designing Energy-Efficient Convolutional Neural Networks Using Energy-Aware Pruning Yang, Tien-Ju; Chen, Yu-Hsin; Sze, Vivienne 2017 IEEE Conference on Computer Vision and Pattern Recognition (CVPR) https://doi.org/10.1109/CVPR.2017.643	conference	July 2017
MATRIX: a reconfigurable computing architecture with configurable instruction distribution and deployable resources No authors listed Proceedings IEEE Symposium on FPGAs for Custom Computing Machines FPGA-96 https://doi.org/10.1109/FPGA.1996.564808	conference	January 1996
Dynamically Specialized Datapaths for energy efficient computing Govindaraju, Venkatraman; Ho, Chen-Han; Sankaralingam, Karthikeyan 2011 IEEE 17th International Symposium on High Performance Computer Architecture https://doi.org/10.1109/HPCA.2011.5749755	conference	February 2011
Applying Dataflow Analysis to Detecting Software Vulnerability Kim, Hyunha; Choi, Tae-Hyoung; Jung, Seung-Cheol 2008 10th International Conference on Advanced Communication Technology https://doi.org/10.1109/ICACT.2008.4493756	conference	February 2008
EIE: Efficient Inference Engine on Compressed Deep Neural Network Han, Song; Liu, Xingyu; Mao, Huizi 2016 ACM/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA) https://doi.org/10.1109/ISCA.2016.30	conference	June 2016
Eyeriss: A Spatial Architecture for Energy-Efficient Dataflow for Convolutional Neural Networks Chen, Yu-Hsin; Emer, Joel; Sze, Vivienne 2016 ACM/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA) https://doi.org/10.1109/ISCA.2016.40	conference	June 2016
Towards closing the energy gap between HOG and CNN features for embedded vision Suleiman, Amr; Chen, Yu-Hsin; Emer, Joel 2017 IEEE International Symposium on Circuits and Systems (ISCAS) https://doi.org/10.1109/ISCAS.2017.8050341	conference	May 2017
14.5 Eyeriss: An energy-efficient reconfigurable accelerator for deep convolutional neural networks Chen, Yu-Hsin; Krishna, Tushar; Emer, Joel 2016 IEEE International Solid-State Circuits Conference (ISSCC) https://doi.org/10.1109/ISSCC.2016.7418007	conference	January 2016
Eyeriss v2: A Flexible Accelerator for Emerging Deep Neural Networks on Mobile Devices Chen, Yu-Hsin; Yang, Tien-Ju; Emer, Joel S. IEEE Journal on Emerging and Selected Topics in Circuits and Systems, Vol. 9, Issue 2 https://doi.org/10.1109/JETCAS.2019.2910232	journal	June 2019
Efficient Processing of Deep Neural Networks: A Tutorial and Survey Sze, Vivienne; Chen, Yu-Hsin; Yang, Tien-Ju Proceedings of the IEEE, Vol. 105, Issue 12 https://doi.org/10.1109/JPROC.2017.2761740	journal	December 2017
A 167-Processor Computational Platform in 65 nm CMOS Truong, Dean N.; Cheng, Wayne H.; Mohsenin, Tinoosh IEEE Journal of Solid-State Circuits, Vol. 44, Issue 4 https://doi.org/10.1109/JSSC.2009.2013772	journal	April 2009
Scaling to the end of silicon with EDGE architectures Burger, D.; Keckler, S. W.; McKinley, K. S. Computer, Vol. 37, Issue 7 https://doi.org/10.1109/MC.2004.65	journal	July 2004
Bounded Dataflow Networks and Latency-Insensitive circuits Vijayaraghavan, Muralidaran 2009 7th IEEE/ACM International Conference on Formal Methods and Models for Co-Design https://doi.org/10.1109/MEMCOD.2009.5185393	conference	July 2009
Dataflow Predication Smith, Aaron; Nagarajan, Ramadass; Sankaralingam, Karthikeyan 2006 39th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'06) https://doi.org/10.1109/MICRO.2006.17	conference	December 2006
The Raw microprocessor: a computational fabric for software circuits and general-purpose programs Taylor, M. B.; Kim, J.; Miller, J. IEEE Micro, Vol. 22, Issue 2 https://doi.org/10.1109/MM.2002.997877	journal	March 2002
DySER: Unifying Functionality and Parallelism Specialization for Energy-Efficient Computing Govindaraju, Venkatraman; Ho, Chen-Han; Nowatzki, Tony IEEE Micro, Vol. 32, Issue 5 https://doi.org/10.1109/MM.2012.51	journal	September 2012
Efficient Spatial Processing Element Control via Triggered Instructions Parashar, Angshuman; Pellauer, Michael; Adler, Michael IEEE Micro, Vol. 34, Issue 3 https://doi.org/10.1109/MM.2014.14	journal	May 2014
Using Dataflow to Optimize Energy Efficiency of Deep Neural Network Accelerators Chen, Yu-Hsin; Emer, Joel; Sze, Vivienne IEEE Micro, Vol. 37, Issue 3 https://doi.org/10.1109/MM.2017.54	journal	January 2017
Optimizing Partial Reconfiguration of Multi-context Architectures Eisenhardt, Sven; Oppold, Tobias; Schweizer, Thomas 2008 International Conference on Reconfigurable Computing and FPGAs https://doi.org/10.1109/ReConFig.2008.21	conference	December 2008
Finding All the Elementary Circuits of a Directed Graph Johnson, Donald B. SIAM Journal on Computing, Vol. 4, Issue 1 https://doi.org/10.1137/0204007	journal	March 1975
Fast Pattern Matching in Strings Knuth, Donald E.; Morris, Jr., James H.; Pratt, Vaughan R. SIAM Journal on Computing, Vol. 6, Issue 2 https://doi.org/10.1137/0206024	journal	June 1977
The WaveScalar architecture Swanson, Steven; Schwerin, Andrew; Mercaldi, Martha ACM Transactions on Computer Systems, Vol. 25, Issue 2 https://doi.org/10.1145/1233307.1233308	journal	May 2007
Soft connections Pellauer, Michael; Adler, Michael; Chiou, Derek Proceedings of the 46th Annual Design Automation Conference on ZZZ - DAC '09 https://doi.org/10.1145/1629911.1629986	conference	January 2009
What's in a region? Ball, Thomas ACM Letters on Programming Languages and Systems, Vol. 2, Issue 1-4 https://doi.org/10.1145/176454.176456	journal	March 1993
Revisiting sorting for GPGPU stream architectures Merrill, Duane G.; Grimshaw, Andrew S. Proceedings of the 19th international conference on Parallel architectures and compilation techniques - PACT '10 https://doi.org/10.1145/1854273.1854344	conference	January 2010
Leveraging latency-insensitivity to ease multiple FPGA design Fleming, Kermin Elliott; Adler, Michael; Pellauer, Michael Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays - FPGA '12 https://doi.org/10.1145/2145694.2145725	conference	January 2012
Automatic generation of hardware/software interfaces King, Myron; Dave, Nirav Proceedings of the seventeenth international conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS '12 https://doi.org/10.1145/2150976.2151011	conference	January 2012
LegUp Canis, Andrew; Choi, Jongsok; Aldham, Mark ACM Transactions on Embedded Computing Systems, Vol. 13, Issue 2 https://doi.org/10.1145/2514740	journal	September 2013
Efficient Control and Communication Paradigms for Coarse-Grained Spatial Architectures Pellauer, Michael; Parashar, Angshuman; Adler, Michael ACM Transactions on Computer Systems, Vol. 33, Issue 3 https://doi.org/10.1145/2754930	journal	September 2015
The Stratix™ 10 Highly Pipelined FPGA Architecture Lewis, David; Chiu, Gordon; Chromczak, Jeffrey Proceedings of the 2016 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays https://doi.org/10.1145/2847263.2847267	conference	February 2016
Eyeriss: a spatial architecture for energy-efficient dataflow for convolutional neural networks Chen, Yu-Hsin; Emer, Joel; Sze, Vivienne ACM SIGARCH Computer Architecture News, Vol. 44, Issue 3 https://doi.org/10.1145/3007787.3001177	journal	October 2016
Symbolic Analyses of Dataflow Graphs Bouakaz, Adnan; Fradet, Pascal; Girault, Alain ACM Transactions on Design Automation of Electronic Systems, Vol. 22, Issue 2 https://doi.org/10.1145/3007898	journal	March 2017
Chimaera Ye, Zhi Alex; Moshovos, Andreas; Hauck, Scott Proceedings of the 27th annual international symposium on Computer architecture - ISCA '00 https://doi.org/10.1145/339647.339687	conference	January 2000
Guarded commands, nondeterminacy and formal derivation of programs Dijkstra, Edsger W. Communications of the ACM, Vol. 18, Issue 8 https://doi.org/10.1145/360933.360975	journal	August 1975
Reconfigurable computing Compton, Katherine; Hauck, Scott ACM Computing Surveys, Vol. 34, Issue 2 https://doi.org/10.1145/508352.508353	journal	June 2002
A preliminary architecture for a basic data-flow processor Dennis, Jack B.; Misunas, David P. Proceedings of the 2nd annual symposium on Computer architecture - ISCA '75 https://doi.org/10.1145/642089.642111	conference	January 1975
A Characterization of Processor Performance in the vax-11/780 Emer, Joel S.; Clark, Douglas W. Proceedings of the 11th annual international symposium on Computer architecture - ISCA '84 https://doi.org/10.1145/800015.808199	conference	January 1984
Energy-Efficient and High Performance CGRA-based Multi-Core Architecture Kim, Yoonjin; Kim, Heesun JSTS:Journal of Semiconductor Technology and Science, Vol. 14, Issue 3 https://doi.org/10.5573/JSTS.2014.14.3.284	journal	June 2014

Similar Records

Methods and apparatus to detect and annotate backedges in a dataflow graph

Patent · 2023 · OSTI ID:2221949

Dynamic graph system for a semantic database

Patent · 2016 · OSTI ID:1246888

Dynamic graph system for a semantic database

Patent · 2015 · OSTI ID:1168730

Methods and apparatus to detect and annotate backedges in a dataflow graph

Citation Formats

References (50)

Similar Records

Related Subjects